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ABSTRACT
Production of fruit is a  major industry in Australia. The fruit is either 
in tended for fresh m arket or processed for secondary and canned 
products. In both cases the m aturity  of the fruit is an  im portant 
criterion  determ ining the time of the harvest or the stage of 
processing of the fruit.
The research  work presented in th is thesis prim arily suggests a 
simple bu t efficient method for handling of soft fruit and measuring its 
flesh firmness. In brief, in order to m easure the force applied to the 
fruit by the gripper and measuring its firmness, the arm ature current 
of the  m otor driving the gripper is m onitored and analysed, 
particularly a t the time of contact of the gripper’s fingers with the 
fruit. The features extracted from arm ature current are then used in a 
pattern  recognition system to measure the maturity of the samples.
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Robotics is currently used mainly in hazardous, monotonous, and 
labour intensive tasks. M anufacturing systems have so far been the 
m ain candidate for automation. Agriculture and horticulture are quite 
labour intensive and hence can also benefit a  great deal from 
automation and robotics. This work is an effort in this direction.
Production of fruit is a  major industry in Australia. The fruit is either 
in tended for fresh m arket or processed for secondary and canned 
products. In both cases the m aturity  of the fruit is an im portant 
criterion  determ ining the tim e of the harvest or the  stage of 
processing of the fruit. The m ost common methods used for sorting 
fruit operate based on size or colour. While various types of machines 
are used to sort fruit by size and colour, no commercial equipment is 
currently available for sorting based on flesh firmness (Delwiche et. al, 
1989). In this work the emphasis is on m easuring this characteristic 
of the fruit.
Several techniques have been previously evaluated for non-destructive 
sensing of fru it texture. These include sonic propagation systems, 
m echanical vibration systems, force detection systems, and impact
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force analysis system s. The work has been conducted mainly on
apples, pears, peaches and tomatoes.
* ’
The work presented in this thesis is an attem pt to design and develop 
a  simple b u t intelligent device for handling and m easuring the flesh 
firm ness of a  soft fruit. In order to avoid complexity, a m odular 
s tru c tu re  is adopted. The technique used in tegrates m echanical 
design, electronics and com puter-control to simplify the design, 
development and m aintenance of the system. Such combination is 
technically referred to as ’mechatronics’.
In the following sections an overview of the project will be initially 
given. The concept of mechatronics and its application in this work 
will be addressed. The modular structure of the developed system in 
term s of m echatronics sub-components will be described. The scope 
of the thesis and its organisation will be finally presented.
1 .2  OVERVIEW OF THE PROJECT
The m ain objective of this work is to develop a soft fruit grasping 
system  which will prevent fruit bruising or squashing, and will also 
provide a  m easure of fruit firmness.
The ripeness of the fruit is m anually m easured by grasping and 
pressing the fruit slightly. In technical terms, a small force is applied 
to the fruit through the fingers and the response is m easured as an 
indication of the flesh firmness and maturity. This approach has been
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sim ulated in th is project through a gripper which applies a controlled
force to the fruit and m easures the response.
'
The force and the response of the system is usually measured by one 
or more sensors. In th is project no sensor is used and the force is 
m easured by monitoring changes in the arm ature current of the servo­
m otor driving the  gripper. The a rm atu re  cu rren t also carries 
information about the firmness of the fruit.
The gripper used is a two-finger mechanism driven by a perm anent 
m agnet DC servo-motor. When the fingers come in contact with the 
fruit the torque of the driving servo-motor will experience a counter­
torque and as the result the motor arm ature current will increase. The 
response of the fruit to the force is also reflected in the current. This 
increase which is an indication of the contact of the fingers with the 
fruit is used for sensing.
In order to monitor the arm ature current, it should be mathematically 
modelled. The drive current is heavily contaminated with noise and 
hence the model is preferred to be stochastic. A method developed by 
Naghdy F. (Naghdy, 1985; Luk, 1989) provides a comprehensive 
approach for modelling and monitoring of this current. It is referred 
to as "Stochastic Force Sensing (SFS)". The method employs Linear 
Growth Model (Naghdy & Stoodley, 1984) and Cumulative SUMmation 
(CUSUM) (Harison and Davies, 1963) monitoring scheme to derive the 
force information.
The theoretical studies conducted by computer simulation confirms 
the suitability of the technique for this application. The study is
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conducted on SIMNON control system package (Elmqvist H, 1990).
The m aturity  m easurem ent is conducted by a pa ttern  recognition 
process which is developed based on features extracted from the 
motor arm ature current. The pattern recognition operates based on a 
set of discriminant functions.
1 .3  MECHATRONICS
The need for an  integrated approach to the design of complex 
engineering system s involving electronic engineering, m echanical 
engineering and computer control has become increasingly apparent 
in recen t years and has led to the growth of the concept of 
mechatronics. However, it is a concept which is as yet not particularly 
defined; a broad range of interpretations has been placed upon it. The 
following definition has been presented in the book by Bradley D.A. 
(Bradley DA, 1991):
“ M echatronics is the synergetic combination of precision 
m echanical engineering, electronic control and system  
thinking in the design of products and processes.”
It is clear from this definition th a t m echatronics is not itself a 
separate discipline within the overall spectrum  of engineering b u t 
ra ther represents an  integration across a num ber of different fields 
w ithin engineering.
Engineering design and product development are complex processes 
involving an  in teraction  betw een m any skills and disciplines.
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M echatronics is not a d istinctly defined, and hence a separate, 
engineering discipline ra th e r is an  integrating them e w ithin the 
design process. To achieve th is integration, it combines its core 
d isc ip lin es  (E lectronics, co m pu ter con tro l an d  m echan ical 
engineering) w ith links into areas as diverse as m anufacturing 
technology, management and working practices (Bradley DA, 1991).
1 .3 .1  M echatronics and E ngineering D esign
In engineering design, a m echatronic approach represen ts and 
requires the integration of a wide range of materials and information 
aimed a t providing systems. These systems are more flexible and of 
higher performance than  their predecessors, and also incorporate a 
wider range of features. Thus, for full benefit and effect, mechatronics 
should be a  feature of both the conceptual and implementation phases 
of the design process.
A mechatronic approach to engineering design is concerned with the 
provision of a structure within which the integration of the various 
technologies can be established and evaluated. To achieve this, an 
information based strategy in which the overall system is broken into 
a  series of blocks or modules (Fig. 1-1) is adopted. The role of each of 
these blocks is as follows (Bradley DA, 1991):
“Environment module
This m odule includes those external param eters which will 
influence the operation of the complete system. These param eters 
th en  provide some boundaries and lim its. The environm ent
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m odules m ust therefore contain features such as standards and
codes of practice 
* *
“Assembly module
The physical implementation of the mechanical part of the system 
is represented by this module.
“Measurement module
This module gathers the physical properties of assembly module 
and transm it the information regarding these properties.
“Communications module
All the communications in the system perform via this module.
“Processor module
The inform ation provided by the interface and m easurem ent 
modules are processed in this module. Input param eters are the 
m easured param eters together with system parameters and output 
determ ines the operation of the actuation  module and also 
provides information to the interface module.
“Software module
This module contains the operating instructions and algorithms 
for the system  and controls the operation of the processor 
module.
“Actuation module
This module provides desired changes in system conditions.
1) INTRODUCTION 8
“Interface module”:
This module transfers the information between levels within the 
system. Also, at the highest level, it provides the necessary man- 
machine interface for the transfer of user information.
Fig. (1-1) The building blocks of a mechatronic system.
The equivalent block diagram of the mechatronic system  used for 
measuring the firmness of a fruit is shown in Fig. 1.2.
Fig.(1-2) Mechatronic building blocks for the system.
1.4 SCOPE OF THE THESIS
The thesis is divided into eight chapters and seven appendices. The 
relevant background work is reviewed and discussed in chapter 2 
with emphasis being placed on the non-destructive methods for fruit 
firmness measurement. The theoretical study conducted is presented 
in chapter 3. In this chapter the DC servo-motor is studied and also 
the computer simulation of the problem using SIMNON is shown. In 
chapter 4, the modelling and monitoring of the motor arm ature
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c u rre n t u sing  L inear Growth Model (LGM) and  C um ulative 
SUMmation (CUSUM) is described. The experimental setup is dealt 
within chapter 5. Pattern recognition process and the procedure used 
are given in chapter 6. The results of the application of the developed 
technique to a series of samples is covered in chapter 7. Finally, 
chapter 8 provides brief concluding remarks on the work. Suggestions 
for future work on the project is also included in this chapter.
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CHAPTER 2
BACKGROUND WORK
2 .1  INTRODUCTION
Discovering the internal structure of the fruit for the purpose of quality 
control has been an  area of interest in both research and industry over 
last decade. The techniques used are mainly non-destructive and are 
aimed either to determine the internal texture or defects in the fruit, 
or to m easure its firmness and maturity. Imaging techniques have been 
used in the latter group which include optical techniques, X-Ray, and 
Nuclear Magnetic Resonance. The former group of projects have used 
various techniques which can be classified as sonic propagation, 
mechanical vibration, force deflection, impact force analysis and modal 
analysis.
Researchers have used many different methods for quantifying fruit 
"firmness", b u t have not agreed on which method is the "best" or if a 
"best" method exists. The American Society of Agricultural Engineers 
(ASAE) adopted a  standard -S368.1, ASAE 1979- (Slaughter DC, 1985) 
for compression testing of food materials of convex shape such as fruit 
and vegetables, and which defines stiffness in terms of the ratio of the 
compressive force to deformation a t the point of inflection of the 
force-deformation curve.
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In th is chapter the imaging techniques will be briefly explained. Since 
the em phasis of this study is on the m aturity measurement, the work 
carried out in the second group will be reviewed in more detail. A 
conclusion in relation to th is work will be made a t the end of the 
chapter.
2 .2  IMAGING TECHNIQUES
2 .2 .1  O ptical T echniques
Light transm ission techniques, based on the optical density and light 
absorption characteristics of the material, can be used for detecting 
hollow hearts in potatoes (Birth GS, 1960), watercore in apples (Birth 
GS and Olsen KL, 1964), and for evaluating the internal quality of 
apples (Yeatman JN and Norris KH, 1965), dry m atter in onions (Birth 
et al., 1985), and stage of m aturity of green tomatoes (Worthington et 
al., 1976 and Nattuvetty VR and Chen P, 1980) and green papaya 
(Birth et al., 1984).
2 .2 .2  X-Ray tech n iqu es
X-ray transm ission, which depends on the m ass density and m ass 
absorption coefficient of the material, has been used to detect bruises 
in apples (Diemer et al., 1970), hollow heart in potatoes (Finney EE 
and Norris KH, 1973), granulation in oranges (Johnson M, 1985), and 
m aturity of lettuce heads (Lenker DH and Adrian PA, 1971).
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2 .2 .3  N uclear M agnetic Resonance(NM R)
Nuclear magnetic resonance imaging is a spectroscopic method used 
to noninvasively generate in ternal images based on the magnetic 
properties of nuclei. For standard  NMR spectroscopy, a sample is 
placed in a large, homogeneous magnetic field. Nuclei which have a 
ne t magnetic moment precess when placed in an external magnetic 




y= the magnetic ratio,
v= the frequency of precession,
B= the external magnetic field strength.
A pulse of radio frequency (RF) energy applied at the Larmor frequency 
excites the nuclear spin system. A radio frequency signal is given off by 
the sample as it re tu rns to equilibrium. This signal is recorded and 
Fourier transformed to yield intensity vs. frequency.
To make images from this standard nuclear magnetic resonance, the 
linear gradients m ust be applied in the external magnetic field. Then 
the Larmor frequency becomes a function of position. A typical Fourier 
imaging sequence begins by applying a z-gradient to define a plane of 
specific th ickness perpendicular to the z-axis. The signals from 
w ithin the plane are frequency encoded in the y-direction. After a 
two-dim entional Fourier transform , a m atrix is obtained with the 
intensity of the NMR signal as a function of x and y within the plane.
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In the work conducted by Chen, M. et al (Chen M, 1989) NMR 
technique is used for in ternal quality evaluation of the fruit and 
vegetables.
The N uclear M agnetic Resonance (NMR) technique detects the 
concentration of hydrogen nuclei and is sensitive to variations in the 
concentration and state of free water and oil. Since the concentration 
and state of oil and water in fruit and vegetables are often associated 
with m aturity, damage, over-ripe condition, decay or others, NMR has 
potential for detecting various quality factors in fruit and vegetables.
The NMR signal intensity from an imaging experiment is primarily a 
function of nuclei density. However, in most experiments the signal 
depends upon several param eters: nuclei density, the spin-lattice 
relaxation time (Tl), and the spin-spin relaxation time (T2). The 
relaxation times are sensitive to the local chemical environment of the 
nuclei of the interest.
The resu lts  of NMR imaging indicate th a t different m aterials and 
different parts of the fruit and vegetable produce different intensities 
in an  image. The NMR imaging always results in high resolution images 
of the in ternal structure  of the samples. A defect or an  abnormal 
condition is often showed up quite clearly in the image. Results of the 
tests  indicates th a t the following quality factors can be detected by 
NMR imaging:
- A bru ise in a  fruit or vegetable - This results in massive cell 
rup ture  and redistribution of free water, thus, a bruised region
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contains more free water per unit volume than  the neighbouring
region and will show up as a brighter region in the image.
« -  *
- A pit of a stone fruit - This consists of a hard shell which contains 
very little free water, and an inside seed with high water and oil 
content. Therefore, in an NMR image a pit will appear as a dark 
shell with a bright seed inside.
- Dry regions in a fruit - They can be seen clearly in an NMR image 
as dark blotches.
- Void spaces, such as worm holes and seed cavities - They show up 
as dark areas. Any similar void spaces, such as hollow heart in 
potatoes, bloaters in cucumbers, and puffiness in tomatoes, can be 
detected by NMR imaging.
- The m aturity process of fruit and vegetable - They often result in 
an increase of free water (juice) and oil, which can be detected by 
NMR imaging. The image of the ripe fruit, which has higher oil 
content, is brighter than  th a t of the green fruit, indicating that 
there is a potential for using NMR technique for evaluating the 
m aturity of some kinds of fruits.
Variation of experimental parameters, such as echo delay, resolution, 
and stickness of the scanning slice, can affect the enhancem ent of 
specific features of the specimen.
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2 .3  OTHER TECHNIQUES
2 .3 .1  S on ic Propagation M ethod
The projects carried out in this category use an acoustic signal to 
m easure the firmness of the flesh of the fruit. The work conducted by 
Saltveit et al (Saltveit ME, 1985) for determination of the m aturity of 
tomatoes is in this category.
"The tomatoes were struck very gently and the sound of this impact 
was recorded. This signal was fed into a Fast Fourier Transform (FFT) 
analyser w ith a high-fidelity player. The resu lting  spectrum  of 
frequency vs am plitude for each strike was then digitised and 
recorded on floppy disks for later analysis. Visual examination of sound 
spectra for fruit representative of different m aturity groups indicated 
th a t all the major differences in amplitude among the ripeness classes 
occur within frequencies of 0 to 2000 Hz" (Saltveit ME, 1985).
During the experimental work an average spectra was produced for 9 
fruit from the first and 2nd groups of tomatoes reaching the breaker in 
about 3.5 days, and for 10 fruit from the 4th and 5th group reaching the 
breaker in 10.5 days. A difference spectra for a frequency range of 0 to 
2000 Hz was produced from this data by subtracting the amplitude at 
each frequency for the two groups of average spectra. Therefore in this 
spectra the amplitude at specific frequencies appeared as positive or 
negative signals. A negative signal indicated that the average amplitude 
of the signal from the 10.5 days-to-breaker tomatoes was greater than 
for 3.5 days-to-breaker ones’. Amplitude a t th is frequency could 
therefore be positively correlated with the days-to-breaker, i.e the
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larger the amplitude, the larger the time to reach the breaker stage of 
ripeness. These positive and negative signals were significant a t seven 
frequencies. At the eight frequency no difference between the two 
groups was detected. The am plitude a t th is frequency was used to 
normalise the amplitude a t other frequencies.
The average amplitude within a 40 Hz window centred about each of 
these  eight frequencies was calculated . Various m athem atical 
m anipulations were made to provide a high precision prediction 
m ethod for the num ber of days-to-breaker. The highest correlation 
was achieved for the amplitude within the “610 Hz to 650 Hz window'* 
and the “days-to-breakers”. It was also discovered that the pitch of the 
sound decreased as the num ber of days-to-breaker decreased.
Based on th is study the author has proposed a method which can 
reduce variability in the identification of the frequency characteristics 
for the days-to-each breaker for m ature to green tomatoes.
2 .3 .2  Im pact F orce M ethod
When a  spherical object is dropped onto a flat horizontal surface, the 
force on th a t surface as a function of time depends on the mass of the 
sphere, the distance of fall, the radius of the sphere, and the elastic 
properties of the spherical object. The in terrelationships of these 
variables are not simple (Barnes G, 1958), and m ost are difficult to 
m easure dynamically. However, contact force as a function of time, f(t), 
can be easily acquired through a computer-controlled data acquisition
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system, and an  approach based solely on f(t) would be highly desirable. 
This is the basic concept behind impact force method.
The first project reviewed in this category is the work reported by 
Michael J . Delwiche, et al (Delwiche J , 1989). Initially a  theoretical 
analysis was conducted to examine the various factors affecting 
firm ness m easurem ent using impact force method (Delwiche et al, 
1987). Fruit was modelled as a homogeneous elastic sphere impacting 
on a  flat rigid surface. Impact forces were sampled by a  computer and 
used to develop various shape characteristics as firmness predictors. 
Time-domain characteristics were calculated based on peak im pact 
forces and the corresponding times of occurrence. Frequency-domain 
characteristics were taken from components of the Discrete Fourier 
Transform  (DFT) of the impact force sequences. The time-domain 
ch arac te ris tics  C2=(Peak force)/(time to peak force)2 and  the 
frequency-dom ain characteristics F295=(magnitude of the 295 Hz 
component of the 512 point DFT) gave the highest correlations with 
elastic modulus and penetrometer readings of flesh firmness.
The resu lts obtained showed tha t the impact characteristic C2 was 
strongly affected by contact speed (related to drop height) and elastic 
m odulus, b u t unaffected by mass. This emphasized the need for an 
autom atic sorter to m aintain a constant contact speed for accurate 
firmness prediction based on C2.
Based on th is technique a  laboratory sorting machine with easily 
adjustable contact speed was developed. This machine used the time­
domain characteristics (peak force)/(time to peak force)2 as a  firmness 
prediction parameter. A single lane firmness sorting system was set up
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around the machine which conveyed the fruit horizontally a t a  constant 
speed (76.7 cm /s) and caused them to drop and have an impact on a 
rigid surface. Im pact force characteristics (C2=(peak force)/(time to 
peak force)2) were used to sort fruit into hard, firm and soft categories 
a t 5.1 fru it/s  speed. Correlation coefficients between C2, penetrometer 
firmness, and elasticity were 0.84 and 0.9 for fresh m arket peaches, 
and 0.78 and 0.81 for processing pears. Approximately 74% of the 
peaches were sorted into the correct firmness range.
Firm ness sorting based on im pact force m easurem ent has several 
attractive characteristics which include minimum required am ount of 
fruit handling, de-coupling of the transducer from the fruit surface and 
having potential to operate a t a commercially acceptable sorting rate 
(>1 fruit/s).
Another example in this category is the work reported by Meredith et 
al (Meredith et al, 1990) conducted to detect the firm ness of 
peaches. The firmness in this work is represented by such properties 
as Magness-Taylor force, Instron peak force for a given deformation, or 
elasticity m easurements.
The approach is similar to the first example. Instron peak force as a 
m easure of firmness is correlated with the coefficient of restitution. 
This coefficient is rapidly determined from two consecutive bounces of 
a  peach onto a load-cell tripod.
During th is study, it was shown th a t on-line sorting based on the 
coefficient of restitu tion , r, as determ ined by d a ta  from two 
consecutive bounces of peaches on a load cell platform was feasible.
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The d a ta  shows th a t r was not highly dependent on either peach 
weight or drop height within the range of 0.5 to 1.5 cm. The fact that 
peaches of two different varieties were used in the study  and 
contributed to a  common pattern of the r-vs-firmness relationship was 
significant.
In an  on-line application of the method, a microprocessor controlled 
sorting device could reasonably separate peaches into three categories 
of firmness and permit an operator to adjust the discriminant r  values.
2 .3 .3  F orce D etection  M ethod
The first work studied in this group is reported by Mizrach et al 
(Mizrach A, 1985). A 3-mm-diameter pin was used as a mechanical 
thum b to sense firmness of orange fruit and tomatoes. Stiffness of the 
fruit showed a  linear relation between deformation and load applied. 
Two firm measuring devices were developed, one based on a  go-no-go 
method to differentiate between firm and soft oranges, and the other 
based on a  continuous deformation method to differentiate between 
hard green, firm and soft tomatoes.
In the first method, when the fruit response force reached the preset 
load (the device is set for a  certain force), a signal was produced. For a 
larger preset load, sorting between firm and hard fruit is possible.
With this method, fruit is considered firm when its force response to 
deformation for a  preset pin height is greater than  the predetermined 
spring load (preset load), as in this device the pin and the spring 
m easure the force.
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In the Continuous deformation method, the value of the force applied 
to the fruit is continuously increased with the deflection of the loading 
spring. When the fruit response force is equal to the force applied by 
the loading spring, a signal to sort between soft and firm fruit can be 
given. In this case, no preset load is required.
A laboratory sorting device based on go-no-go method was designed 
and constructed. The machine could measure the firmness of oranges 
a t a  rate of up to 60 fruits per minute.
It was concluded in paper that for sorting citrus fruit, the simple Go- 
no-go m ethod is preferred, w hereas for tom atoes a continuous 
m easuring method is needed. The continuous method was also found 
to be the most feasible way for future sorting machine.
The second work covered here, using the force detection method, 
has been reported by Slaughter et al (Slaughter D.C.,1985). In this 
work the rheology of fresh blueberries was studied in order to develop 
a quantitative m easure of blueberry firmness that could be conducted 
in the field or packing shed. The specific objectives in this study were 
as follows:
- To estim ate the population variance of blueberry firmness (for 
m atu re  and carefully harvested  fruit) allowing sam ple size 
calculation for hypothesis testing given a desired statistical power.
- To Investigate the potential of various monotonically increasing 
compression forcing functions for field m easurem ent of blueberry 
firmness.
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- To recommend an objective procedure for m easuring blueberry 
firm ness in the field or packing shed which could possibly be 
adopted as a blueberry firmness standard.
Applying the ASAE definition of m aturity to blueberries has shown 
th a t the location of the point of inflection is highly variable from 
sample to sample. Using a universal testing machine, Ballinger et al. 
(Ballinger, 1973) found that the compression of blueberries between a 
flat plate and a washer (used for ease of positioning) produced nearly 
force-deformation curves for the compression up to 1 /4  of the berry's 
initial diameter, and so firmness was quantified by the slope of the 
force-deformation curve. In addition the ratio of the force to a 
deformation of 1 /4  the initial berry diameter is m uch quicker and 
easier to apply than  finding the ratio of force to deformation a t the 
point of inflection.
The behaviour of the flesh firmness of the blueberry was modelled 
using a six element model. The developed model performed similar to 
a typical resu lts  obtained from real blueberries for monotonically 
increasing compressive force applications.
Three different compressive forcing functions were evaluated in the 
laboratory. Compression forces proportional to the 1/2, 1st and second 
powers of time were applied to the six element model. The square 
root function was of interest because it approximated the rapid loading 
of a step function, but had the advantage of a more controlled force 
application rate. The linear function was of in terest because if 
blueberries behaved as elastic materials the results would be directly 
comparable to constant compression velocity tests such as the one
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B allinger e t al (Ballinger e t al, 1973) reported . Prelim inary 
investigations suggested th a t the application of a compression force 
proportional to time squared m ight contain  the range of tim es 
required for evaluating large variations in blueberry firmness due to 
the initially low compression force (for soft fruit) and then high final 
compression force (for firm fruit). Common to each of these forcing 
functions is an  initial force of zero and a final force of IN a t a time of 
one minute. The time to a 2mm deformation correlated well (r=0.906 
to r=0.910) w ith "traditional" laboratory m easures of blueberry  
firmness using a constant displacement rate axial compression test. 
The ability to distinguish between normal and late harvested fruit as 
well as hand and mechanically harvested fruit demonstrated the utility 
of these potential field m easures. In one case two different levels of 
mechanical treatm ent were distinguished.
In general, the three experimental m easures correlated equally well 
w ith the universal testing machine, indicating th a t the compressive 
forcing function applied for firmness measure can be chosen from the 
stand point of ease and repeatability of implementation in the field.
2 .3 .4  M odal A nalysis
One of the non-destructive methods for fruit firmness m easurement is 
Modal Analysis. An example for this method is the work conducted by 
Woensel et al (Van Woensel G, 1988) on apple tissues.
In th is  study, two m ethods for m easuring the fruit firm ness (a 
destructive one and a non-destructive one) were compared. The non­
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destructive method used modal analysis to define the lower vibration 
modes. The 3-media elastic sphere model developed by Cooke and 
Rand (Cooke JR  and Rand RH, 1973) was used to calculate the 
dynamic elastic module of the whole apple. The destructive method 
determined the dynamic elastic module of a cylindrical mass-spring- 
dam per system. This system consisted of a cylindrical apple and a 
m ass. M easuring the direct transfer function of this one-degree-of- 
freedom system  produced the system  param eters, from which the 
dynamic elastic modulus of the specimen was calculated.
The resu lts of the two methods applied on Golden Delicious apples 
were compared, and the suitability of each method was evaluated. 
Using a modal analysis of a vibrating fruit, it was shown th a t the 
commonly used second resonance frequency in non-destructive 
tex ture m easurem ents correspond to a spherical mode shape. A 
similar mode shape was found at different frequencies due to the non­
spherical apple shape. The first vibration mode in tests with apples on 
a vibration exciter corresponds to a rigid body mode of the fruit, i.e. a 
displacement of the centre of the fruit. Since this resonant frequency 
depends on local skin and flesh properties, th is mode is indeed 
unreliable as a measure of fruit firmness. The question as to whether a 
spherical mode or a torsional mode has the lowest resonant frequency 
has remained unresolved as no tangible measurements had been done.
Based on the non-destructive dynamic measurements, especially of the 
resonance frequencies, the elastic properties of the fruit flesh can be 
derived. A method was described for direct destructive measurements
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of these properties, and it was found that the values obtained with both 
methods were in agreement.
2 .4  SCOPE OF THIS WORK
The work presented in this thesis has some common grounds with the 
projects carried out previously. It is however more inclined towards 
the robotics harvesting and handling of the fruit. The grasping 
m echanism  or the gripper to harvest the fruit is combined with the 
m aturity  m easurem ent system in a simple way. The complexity is not 
in the m echanical hardware of the m easuring system b u t in  the 
intelligence which is given to the device through software.
The m aturity  or the firmness of the fruit is m easured through the 
response of the fruit to an external force. The force is in fact the 
contact force applied by the gripper’s fingers. The amount of this force 
is fully controllable and can vary according to the type of the fruit. The 
force inform ation is derived from the curren t signal driving the 
gripper and hence no sensor is used. Statistical pattern  recognition 
techniques are used to interpret the behaviour of the current signal at 
the time of contact of the fingers with the fruit and to determine its 
maturity.
The work covered in this project therefore has a  wider scope while 
the complexity of the mechanical hardware is kept to minimum to 
m ake it suitable for the environment for which it is intended.

CHAPTER 3
THEORETICAL STUDY OF THE PROBLEM
3-1  INTRODUCTION
A theoretical study of the gripper and the proposed technique for 
m easuring the force applied by the fingers and m aturity of the fruit 
held by the gripper is conducted in this chapter. Various components 
of the gripper including the rack-pinion mechanism, DC motor driving 
it, the circuitry controlling the motor are modelled mathematically. 
The fruit grasped by the fingers is also modelled. The m athematical 
relationships developed are sim ulated on the computer. This has 
provided a be tte r understand ing  of the whole process and the 
param eters affecting its operation.
3 .2  GRIPPER SERVO-MOTOR TRANSFER FUNCTION
The motor used to drive the gripper is a perm anent m agnet DC 
motor, which has constant field excitation. Speed control is achieved 
through the variation of the voltage applied to the arm ature terminals.
Since the field excitation is constant, the motor field current, If, is 
constant. Hence the torque produced by the motor is proportional to 
the arm ature current:




Tg = The torque generated by the motor
Eg = Back EMF
la = Armature current
Ke = Voltage constant
Kt = Torque constant
cù = Motor speed
Tg = Kt Ia 
Eg = Ke co
I a R& L a
Fig. (3-1) Equivalent circuit for a DC-servo motor
In a DC motor the relationship between the motor voltage and 
arm ature current is given by (see Fig.(3-1})
Va -  Ra la + La digdt +  K e  CO (3-3)
Where:
Va = Source voltage or voltage applied to the motor terminal 
Ra = Motor resistance 
La = Motor Inductance
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Denoting the moment of inertia of the motor by J m, and the constant 
friction torque in the motor by Tf, the viscous friction torque and all 
the  o ther to rques w hich are proportional to the velocity are 
represented by Bco. Then, the opposing torque in the motor, Tm, will 
be
Tm = Tf + Bco (3-4)
Assuming th a t the motor is coupled to a load, the load moment of 
inertia will be denoted by Ji and the load opposing torque by Ti. The 
relationship between the torque, Tg, and velocity of the motor, co,will 
be
_  , „ dcoTg — (Jm + J j ) ^  +Bco + Tf + Ti (3-5)
Equation (3-5) is the dynamic equation of the motor, and along with 
(3-3) and (3-1), describes the relationships between the electrical and 
mechanical variables. It should be noticed tha t the equation (3-5) is 
based on the assum ption tha t motor velocity is the same as the load. 
Otherwise, the deflection of the motor shaft and other elastic parts 
will cause a torsional resonance which should be considered.
Equations (3-3), (3-1), and (3-5) provide a model for the motor which 
describes the relationship between its param eters. It is, however, 
desired to describe the motor by an appropriate transfer function 
between the motor voltage and its velocity when it is used as a 
component in a  system. For this purpose let u s assum e th a t Ti and Tf 
are both zero, as neither affects the transfer function. If we now apply 
Laplace Transform to the motor equations, we will have:
Va(s) = (sLa + Ra )Ia(s) + KeCO(s) (3-6)
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Tg(s) = Kt Ia(s) (3 . 7 )
Tg(s) = (Jm + Ji )sco(s) + Bco(s) (3-8)
Let us define the total moment of inertia Jt, by
J t = j m + Ji (3-9)
Combining (3-7) with (3-8) will provide an expression for the current: 
la(s) = (sJt + B) co(s) (3-10)
Next, the equations (3-10) and (3-6) are combined to form
V a(s) = ^  (sLa + R)(sJt + B)co(s) + keco(s)
and the corresponding transfer function will be 
co(s) Kt
(3-11)
Gm(s) — Va(s) -  (sLa+ R J(sJt + B) +KeKt (3-12)
This transfer function has two poles, which, in all practical cases are 
negative and real. Therefore, the transfer function may be written as
1/ke kt 1Gm(s) —
(STi+l)(ST2+l) (S-Pl)(s-P2)
(3-13)
The and ?2 are the time constants, and Pi and P2 are the poles of the 
tran sfe r function. The poles are the roots of the characteristic  
equation
S2LaJt + SÎLa B + RaJt) + R&B + KeKt = 0
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Clearly, the time constants Ti and T2 are functions of all the motor 
param eters.
If we assum e th a t the motor damping factor is zero, i.e. B=0, the 
transfer function (3-12) will become
Gm(s) co(s) KtVa(s) = S2LaJt + sRaJt + KeKt (3 -15)
The poles in this case are the roots of
s2LaJt+sRaJt+KeKt = 0 (3 - 16)
Which are
P1.2 -RaJt ± V(RaJt)2-4LaJtKeKt' 2LaJt (3 -1 7)
In all the practical motors the inductance, La, is small compared to the 
other param eters of the motor, hence
Ra2J t2 - 4LaJtKeKt > 0  (3 -18)
This implies th a t the two poles are negative and real values. They are 
defined as
Pi = -RaJt + V(RaJt)2 - 4LaJtKe 2LaJt
and
P2 = -RaJt - V(RaJt)2 - 4LaJ tKeKt21-aJt
(3-19)
(3-20)
Using Taylor's theorem 1 , V l-x~ can be expanded into a Taylor's series,
1 Richard Stevens Burington, Handbook o f Mathematical Tables and Formulas, 
McGraw-Hill Book Company, 1973
/ ( X )  =  /(a) + / ’(a) + r  (a) {j~ -  +
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/(n-l)(a) (n-lj! + Rn
___11
for a=0 -
------  . X  X 2  X 3i-x  -  2 + 8 - 16 + -
For values of x  m uch less than  one (x*l), it is possible to use the 
approximation
V l-x  = 1-|^ (3-21)
If the inductance La is much smaller t h a n  the term 
to use this approximation which results in
Ra2jt KeXt *it is possible





Substituting (3-22) in (3-19) and (3-20). will produce
Pi






-RacTfRadti 1 2LaKeKt R a^t j
2U Jt
2RgJ{ Ra
2w T  = ' u (3-24)




S + I ?
(3-25)
or
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G m  (s) —
_1_
Ke
(STm+ 1) (STe+ 1)
w here
— K e K t (Metric Units)
is the mechanical time constant and
_ U
Te“ Ra
is the electrical time constant









It should be no ted ,that the poles of the transfer function will be 
negative reciprocals of xm and xe if and only if the two time constants 
are sufficiently different , or if
tm>10te (3-29)
The emphasis of this work is on the arm ature current variation, hence 
the transfer function of the motor between the motor input voltage 
and arm ature current will be determined next.
Substitu ting  (3-26) into (3-10) , and setting damping factor to zero, 
will produce the transfer function as the arm ature current to source 
voltage:
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r  w  ^ (s) Gx(s) =
TmS
Ra (3-30)
(SXm+ l ) ( S T e+ l )
In this system, if xm>10xe then Pi will be the dominant pole and two 









( l + S T m)
(3-32)
Using (3-6),(3-7), and (3-8) the block diagram for a perm anent 
magnet DC motor can be shown by the following:
Fig. (3-2) Block diagram for a permanent magnet DC-motor
The Gm(s) given by (3-15) can be written in the form of a second order 
transfer function
Gm(s) Kt _ COg2s2La3t+sRaJt+KeKt s2+2^con+a>n2 (3 - 33 )
This implies that:
s2LaJt+sRaJt+KeKt = s 2 + 2 ĉon-Kon 2







Substitution of (3-27) and (3-28) into (3-35) and (3-36) will give
3 .3  MATHEMATICAL MODELLING OF THE GRIPPER
Gripper used in the project is basically a mechanical gear box which 
consists of two racks and a pinion as shown in Fig. (3-3). The fingers 
are mounted on top of the racks.
It is necessary  to model all the subsystem s of the gripper for 
sim ulation . In the following sections, th is  modelling for each 
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3.3.1 Motor Load Torque
It is necessary to characterize the motor load torque Tl in terms of 
inertial and frictional effects. Let us consider first the general forms of 
frictional torque, as shown in Fig.(3-4). Ts represents the static 
friction torque th a t occurs only ju s t  before the motion starts. The 
Coulomb friction torque, Tc, occurs during motion. It is independent
of velocity as remains constant during the motion. The viscous friction 
torque, TB, is proportional to velocity through the viscous friction
coefficient B. The total friction during the motion may then be 
expressed as
Fig.(3-3) The Rack & Pinion used in gripper
Tf = Tc+Tb = Bco+Tc (3-39)
In the case of rack and pinion as the motor load, the linear and 
angular displacements are related by
x = R9 (3-40)
Differentiating both sides of Eq. (3-40) yields
x = R9 (3-41)
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or
V = coR. (3-42)
where co is the angular velocity of the pinion and V is the linear 
velocity of the rack (with weight of Wr).
i < r
Fig. (3-4) Types of friction
The torque th a t the motor m ust develop at the shaft to drive the 
weight depends on the type of the mechanical support used for the 
rack. The rack may slide on a supporting surface or roll on ball 
bearings. The friction between the rack and the supporting surface 
results in a force Ff =pWr (where p is the coefficient of the dynamic 
friction) and consequently in a torque RFf which acts as a load on the 
motor. The motor m ust, therefore develop a torque equivalent to Ff in 
order to drive the rack. In this gripper, the rack slides on ball 
bearings, and in this case the friction is negligible.
Inertial effects present another type of load torque to the motor. In 
general, to position a load or to bring the load to its final or steady- 
state speed, the load m ust be accelerated. In order to accelerate a load
with the inertia of J l to some final speed, the motor should develop a 
torque of
*
Tj = J lo (3-43)
where co is the angular acceleration of the load. When the load attains 
the steady-state speed co and inertia torque will be zero.For the rack 
and pinion an equivalent inertia is determined. The acceleration <oR is 
obtained by differentiating Eq.(3-42). The reaction force of the m ass 
Wr/g  due to acceleration may be expressed as
_  Wr .F = Mra = —  (coR) (3-44)
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and the torque
t  = FR = [W^R2g 3 co = J eco (3-45)
The expression in the brackets represents the equivalent inertia J e 
due to the acceleration of the weight 
WrR2 jcJe = [ - ¿ “ i = Mr(^2 (3-46)
R is replaced by x /9  from Eq.(3-40). J e is the equivalent inertia of the 
m ass when it is accelerated. In conjunction with the gripper, motor 
senses other inertias as well, such as the inertia of its own arm ature 
J m and the inertia of the pinion. All these inertias m ust be added, and 
when multiplied by the acceleration, the product represents the total 
torque th a t the motor m ust develop to drive the inertia (Gayakwad R 
& Sokoloff L, 1988). Hence
Jj — Jp+ 2Jg
where J p is the pinion inertia and is defined by
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Jp = 7T mpR2
It can be concluded that, J L represents the total Inertia of the load, 
including the motor arm ature. The total load torque may then be 
expressed as the sum  of the total friction and inertial torque as
Tl = Tj+Tj  (3-47)
3.3.2 Fruit Dynamics
The dynamics of a fruit can be modelled using mechanical springs and 
dampers. The free body diagram of a fruit held by the gripper’s fingers 
may be shown by a six element model as figure 3.5.
Fingers
Fig.(3-5) Six element lumped param eter model
This model can be simplified as the opposite forces applied to the 
fingers can be assum ed to be equal. If it is assum ed that during the 
“Grasp” process, fruit has no displacement, the model may be divided
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Fig.(3-6) Three element lumped param eter model for the
grasped fruit
This three element model is used to investigate a variety of loading 
conditions in order to differentiate between the soft and firm fruits. At 
the same time this model permit accurate m easurem ent of the fruit 
deformation rate. Using Lagrange s method the equation of motion is 
found to be
, .  d£x dx 
^ xdt2 + ^ d t  + ^  = (3-48)
w here
Mi = Mass of the one of the fingers and the rack 
C = Viscous damping factor of the fruit 
K = Stiffness factor of the fruit
After contact of the fingers with the fruit, another force is produced by 
the fruit which will act as a friction force and is dependent on the 
shaft position, velocity and acceleration of the fingers (which are 
connected to the racks). The first component has been already 
included in the load by the inertial force. The load force hence can be 
defined as
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Fj = Cx + Kx (3-49)
where from .Eq.(3-41) and Eq.(3-42)
x=R0
x=R0
and the torque produced by the fruit is
Ti = FjR (3-50)
Recalling from Eq.(3-47), the term Tf is equal to Tj produced by the 
fruit. Using Eq.(3-5) from section 3.2,
3 .3 .3  M otor and Drive C ircuit
It can be concluded from the above study, that when the fingers come 
in contact with an object, the torque of the driving servo-motor will 
experience a  counter-torque and there will be an increase in the 
m otor arm ature current. Of course this counter-torque is directly 
related to the mechanical characteristics of the object features.
Since such  rise indicates th a t a contact has been made with an 
object, th is will be used to sense the opposite force from the fruit to 
the fingers, and to determine the m aturity stage of the fruit.
The am ount of the force applied from the fingers to the object m ust 
be controlled. This force should be neither too large to damage the 
fruit, nor too sm all to drop it. The following relations were developed
Ktla = J  co + Beo +Tf (3-51)
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for the motor in the previous sections (Detro V, 1990; Leonhard W, 
1990),
Va = RaJa + La ^  + KeCO 
Ktla = J0  +B0 +Tf = x 
J t  = Jm + Ji
Jl = Jp + 2Je
Where
Kt = Torque Constant (N.m/A)
0 = Angular Position (rad) 
dm = Motor Inertia (Kg.m2)
J l = Load Inertia (Kg.m2)
Ti = External Load Torque (N.m)
Ia = Armature Current (A)
J t  = Total Moment of Inertia (Kg.m2)
B = Total Viscous Friction (N.m/(rad/s)) 
t  = Motor Torque (N.m)
The block diagram of the circuit controlling the motor, can be shown 
as Fig. (3-7) (a PI controller)
From th is  block diagram  two other im portant equations can be 
derived.
Va = Uref - E (3-52)
E =  j  Eg
0
(3-53)
The am ount of the force applied from the fingers to the object m ust 
be controlled. This force should be neither too large to damage the 
fruit, nor too small to drop it. The following relations were developed
for the motor in the previous sections (Deltoro V, 1990; Leonhard W, 
1990),
Va = Rala + La Ia + Ke©
KJa = J0 +B6 +Tf = I 
dt = dm + dj 
dl = dp + 2Je
W here
Kt = Torque Constant (N.m/A)
0 = Angular Position (rad)
J m = Motor Inertia (Kg.m2)
J i = Load Inertia (Kg.m2)
Ti = External Load Torque (N.m)
Ia = Armature Current (A)
dt = Total Moment of Inertia (Kg.m2)
B = Total Viscous Friction (N.m/(rad/s)) 
x = Motor Torque (N.m)
CD = Motor speed
Tf = Motor constant friction torque
The block diagram of the circuit controlling the motor, can be shown 
as Fig. (3-7) (a PI controller)
From  th is  block diagram  two other im portant equations can be 
derived.
Va = Uref - E (3-52)
t
E =  jE g  (3-53)
0
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Fig.(3-7) Block diagram for the motor driver
The frequency response for the amplifier-PI element was found to be 
as shown in Fig. (3-8).
Using the Bode plot theorems and the fact that two tangent lines to 
this frequency response meet each other at 3dB above the magnitude 






So = -6xl05 x 2n = -3.77xl06 rad/sec
This transfer function has two poles which are identical.
The motor used in this project is a PITMO DC servo motor, model 
14202. The characteristics of the motor are given in Table(3-1).
As it can be seen, in this case the two time constants (mechanical and 
electrical time constants, im and i e respectively) are not sufficiently
different, and hence Eq.(3-31) can not be used. According to Eq.(3- 
26) the motor transfer function is given by,
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Frequency (Hz)
Fig. (3-8) Frequency response for the amplifier
Gm(s) Ke
(STm+l)(ste+l)
Table (3-1) Characteristics of the motor
Kt = 27.5 mN.m/A
Ra = 0.431 Q
Ke = 0.028 V /(rad/s)
La = 0.635 mH
B ii 00 In m sec
Te = 1.47 m sec
J m = 16.3x10-6 Kg.m2
B = 0.131 m N .m /(rad/s)
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Using the motor param eters, the two poles will be: 
Si = = -117.65
s 2 = - -  = -680.27 -te





or 2.86x106Gm(sJ -  s 2+ 6 8 0 .3 s +8x 104
The n a tu ra l frequency and damping factor for th is transfer function 
are
©o = 282.8
5 =  1.2
It is obvious th a t since £>l, the motor is underdamped.
It can  be also seen th a t the motor poles are m uch closer to the 
imaginary axis than  the amplifier poles. Hence they are the dominant 
poles and the amplifier poles can be ignored.
The last part of the circuit is the Low Pass Filter (LPF) which amplifies 
and feeds the back-emf back to the input stage to increase the speed 
of the system  response. The capacitor in the feed-back loop does not 
act as an  integrator element. It is used to accelerate the response of
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the  system  and also to filter the noise from the in pu t (for more 
information on Eg see Appendix C).
C
Fig. (3-9) The LPF-element in the feedback loop
The transfer function for this part can be expressed by
V0Gi(s) = £  =
RaCs
Z a_ R2+(js
Zi -  Ri
Ra
Ri _ Ki
I + R 2 CS 1+XS
The factor K \ in this transfer function is the overall stiffness of the 
system , and changing this factor will cause changes in the overall 
system  response.
3 -4  COMPUTER SIMULATION
In th is sim ulation the nature of the arm ature current a t the time of 
contact of the fingers with the fruit is of interest. The sim ulation has 
been conducted using SIMNON (SIMulation for NONlinear system s,
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ver 3.00, 1990). All the equations representing the system should be
rearranged as differential equations:
* *
m otor:
dla _ Va ~ R-ala ~ d t "  La
dco _ KtIa - Bco - Tf 
d t “ J
J  = J m + Ji
Jl = 2mrR2 + ^  mpR2
load:





= Rd t =Rco
am p lifier and con tro l loop:
Va = Uref + E 
-Ki
E =  i1+TS
In the simulation, the motor inductance has been ignored as it is very 
small. The feedback controller is discretized using a sampling period 
of h = 5 x l0 -4 sec.
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Using Ri=20KQ , R2=100KQ , C=0.1ji the gain of the PI controller will
be 5 and the discretized transfer function will be
* E -0 .24 Q-1
Keco “ l-O ^S q-1
To implement this transfer function the following equation was used
Et - O ^ q ^ E t = -O ^K eq-1̂
The backward shift operator q_1 will change the index (t) to (t-1),
Et - 0 .95Et_i = -0 .24KeCOt-i
or
Et = 0.95  Et-i - 0 .24KeCOt-i
By replacing 0.95 and 0.24 with Ai and A2 respectively the generalized 
equation will be
Et = AiEt-i - A2KeC0t-i
The sim ulation was conducted initially for the open-loop system. It 
was assum ed th a t the gripper was handling blueberries.
Typical values for the constants K and C for the blueberries were taken 
from Slaughter and Rohrbach (Slaughter and Rohrbach, 1985) as
C=0.3 N.s/m
K=(400 N /m  , 1200 N/m  . 2400 N/m)
The c o n s ta n t'm ' represents the m ass of the both fingers and pinion 
(because they are equal) which is
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m=0.01 Kg
The resu lts of the sim ulation are shown in Fig.(3-10a,b,c) for soft, 
medium and hard fruit respectively.
It can be seen tha t as the fruit stiffness is increased, the overshoot and 
the natural frequency of the current waveform also increases. Hence, it 
can be concluded th a t any decrease in the fruit stiffness (which is 
equal to increase in the fruit maturity) will cause a decrease in the 
overshoot and natural frequency of the motor arm ature current after 
contact of the fingers with the fruit.
c) K = 2400
Fig.(3-10) Results for R l=  20kil, R2=100ki2 and C=0.1ji (Open Loop)
In the second stage the closed-loop system was simulated. The block 
diagram for the simulation is shown in Fig.(3-11).
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Fig. (3-11) Block diagram for the simulation
c) K = 2400
Fig. (3-12) Results for Rl=20Ki2, R2=100Ki2, C=0.1 \l 
(closed Loop Ki=5, h=5x!0*4)
For th is sim ulation the resu lts  are shown in Fig.(3-12a,b,c) for soft, 
medium and hard fruit respectively.
It is obvious th a t closing the loop has resulted in the suppression of 
the overshoot. In other words it made the response faster, b u t it did 
not change the system frequency characteristics.
A series of sim ulations were conducted to study the effect of feedback 
capacitor, sampling time and feedback loop gain on the behaviour of 
the arm ature current. The resu lts of the sim ulation are presented in 
Table(3-2) to Table(3-4). The produced time responses are illustrated 
in Fig.(3-13) to Fig.(3-21).
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Ta Die (3-2) Variaition of system performance against C and h.








ÌOK 22K O.l^i 2.2 1 25.5 15.9 Fig.(3-16a)
ÌOK 22K o.oin 2.2 1 25.5 15.9 Fig.(3-15a)
ÌOK 22K O.lji 2.2 0.5 25.5 15.9 Fig.(3-13a)
ÌOK 22K O.OlLl 2.2 0.5 25.5 15.9 Fig.(3-14a)
Table (3-3) Variation of system performance against K(gain).








ÌOK 8.2K 0.01̂ 1 0.82 0.5 40.7 14.4 Fig.(3-17a)
ÌOK ÌOK O.Ol̂ i 1 0.5 40.9 14.2 Fig.(3-18a)
ÌOK 22K O.Ol̂ i 2.2 0.5 25.5 15.9 Fig.(3-14a)
ÌOK 33K O.lji 3.3 0.5 12.7 18.1 Fig.(3-19a)
20K 100K 0.l\i 5 0.5 - 21.7 Fig.(3-12a)
ÌOK 100K o.ln 10 0.5 - 50.5 Fig.(3-20a)
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Table 3.4 Variation of system performance against Ri and R2.
Hi r2 c K h MP tr Figure
» ' m sec % m sec Number
10K 100K 0.1  \i 10 0.5 - 50.5 Fig.(3-20a)
2 OK 100K O.lu. 10 0.5 - 115.5 Fig.(3-21a)
Using the sim ulation, it can be shown th a t the m agnitude of the 
overshoot is also directly related to the velocity of the fingers at the 
time of contact. The resu lts of the sim ulations for three different 
motor shaft velocities, 36.875, 52.32, and 53.35 rad /sec  are shown in 
Figs. 3.22-3.24. This speed (at the time of contact) is defined by the 
initial distance between the gripper fingers and the fruit before the 
movement of the fingers. Hence, the closer the fingers to the fruit, the 
smaller will be the overshoot.
Fig.(3-22) Result for co=36.875 rad /sec
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Fig.(3-23) Result for 0 =5 2 .3 2  rad /sec
Fig.(3-24) Result for co=53.35 rad /sec
From the above study, it can be concluded th a t the variation of the
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capacitor value C in the drive amplifier and the sampling time of the 
digital controller do not affect the response. However, the velocity of 
the fingers a t the time of contact will affect the current behaviour. It 
is, therefore, im portan t to consider it seriously in the experimental 
work.
3 -5  DISCUSSION AND CONCLUSION
Based on the results of the simulation , it can be concluded tha t the 
behaviour of the m otor arm ature  cu rren t a t the time of contact 
between the fingers and the fruit is very similar to a step response. It 
has also been shown th a t any reduction in the fruit stiffness (K), which 
is equal to an  increase in the fruit m aturity, will cause the following 
changes in the behaviour of the arm ature  cu rren t a t the time of 
contact (Fig. (3-25)):
a) Increase in the rise-time (tr).
b) Reduction in the maximum overshoot (Mp).
c) Increase in the peak-time (tp).
d) Reduction in the damped natural frequency (©d).
e) Reduction in the settling-time ( t j .
It m u st be noticed also th a t any reduction in the amplifier stiffness 
will amplify the effects described above. This, however, is limited by 
the amplifier current as it can not provide sufficient current for large 
overshoots.
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Y(t)




4 .1  INTRODUCTION
Force sensing  in th is  work is made by monitoring the arm ature 
cu rren t of the servo-motor driving the gripper. Force information is 
ex tracted  from the cu rren t using a stochastic  technique. This 
technique was initially introduced by Xaghdv (Naghdy et. al. 1984) and 
is referred to as Stochastic Force Sensing (SFS).
The counter force applied by the fruit on the gripper’s fingers is 
represented by changes in the arm ature current signal. Every variation 
in  the  cu rren t signal is not however caused by an external force 
applied to the motor. As it will be shown in experimental resu lts 
(chapter seven), the arm ature current is heavily contam inated with 
noise and  unw anted transien ts. These tran sien ts  can be falsely 
in te rp re ted  by the  m onitoring algorithm  as the ex ternal force 
produced by the fruit. The sources of these electrical noise and 
unw anted transien ts can be one of the following:
- Sparks from the DC-motor cum mu ta t or and brushgear.
- Oscillation and therm al noise from the electrical p arts  in the 
amplifier circuit.
- Power supply noise due to digital parts in the system.
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- Quantization noise produced by A/D.
- Friction counter-force caused by the sliding parts in the gripper.
>
The presence of noise in the arm ature cu rren t and diversity of its 
source m ake the task  of extracting the signal difficult. An stochastic 
approach is adopted to reduce the complexity of the problem.
In SFS the arm ature current signal is modelled using a Linear Growth 
Model(LGM). This model predicts the next sample of the signal based 
on the  p a s t and  p resen t observations. The error between the 
observation and prediction is analysed to determine whether there has 
been a significant variation in the curren t signal. Due to the noise 
present in the signal, the variation may be temporary and caused by 
transien ts. In order to distinguish between the artefacts and external 
forces, the error is fed into a monitoring scheme called double-sided 
CUSUM (Cumulative SUM) algorithm. The output from this algorithm 
is further analysed to determine the presence of an external force.
In th is chapter the modelling procedure used to implement SFS for 
th is work will be explained in detail. The CUSUM technique will be 
also described and its use will be illustrated. The method of detection 
of force based on the ou tpu t of CUSUM and its differentiation from 
noise will be finally demonstrated.
4 .2  ARIMA PROCESS
The first step in the analysis of the arm ature current signal is to select 
a  suitable m athem atical model for the data. Due to the nature of the
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signal, it is logical to assum e that each observation xt is a realized value 
of a  certain random  variable Xt. The timeseries {xt ,teT 0} (T0 is the set 
of times a t which the observations are made) is therefore a  realization 
of the family of the random variables {Xt ,teTo}. This suggests th a t the 
a rm atu re  cu rren t can  be modelled as a  realization (or p a rt of 
realization) of a  stochastic process {Xt ,teT} where T dTo (Broekwell & 
Davis, 1987).
The stochastic  model considered for the arm ature cu rren t is the 
ARMA (AutoRegressive Moving Average) process. This process is based 
on the  idea th a t a time series in which successive values are 
d epen d en t, can  be regarded as generated  from a series of 
independent shocks at. These shocks are random  drawings from a 
fixed distribution, usually assumed Normal and having mean zero and 
variance 1. These models are usually fairly robust and can be applied to 
the tim e series which do not have a normal distribution. If the time 
series does not have a constant mean, then a  transform ation can be 
applied to generate a  new series with th is property. This can 
frequently be achieved by differencing the time series. An “ARMA” 
model which has been differenced is known as ARIMA (AutoRegressive 
Integrated Moving Average) process.
An ARIMA(p,d,q) process has an autoregressive component of order p, 
integration of order d, and moving average of order q. If d is a  non­
negative integer, then  {Xt} is said to be an ARTMA(p,d,q) process if 
Yt:=( l-B )dXt is a  causal ARMA(p,q) process (where Yt is another set 
which is an ARMA process).
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An ARIMA(p,d,q) model in general is shown by a difference equation 
in  the form of
<t>*(B)Xt^)(B)(l-B)dXt=0(B)Zt , {Zt)~WN(0,o2) (4-1)
(Z t}~W N (0,a2) m eans th a t Zt is a  sequence of independent & 
identically distributed random  variable with a  zero mean and variance 
of a2.
The polynomials <i>(z) and 0(z) are of degrees p and q respectively and 
<j>(z)*0 for I z I <1. The polynomial <j)*(z) has a  zero of order d a t z=l. The 
process {Xt} is stationary if, and only if, d=0, in which case it reduces 
to an  ARMA(p,q) processCBox and Jenkins, 1976). The operator B is a 
backward shift operator where BXt=Xt-i.
Note th a t if d>=l, an arbitrary polynomial trend of degree (d-1) can be 
added to (Xt) w ithou t violating the  above difference equation  
(Brockwell & Davis, 1987). The m ean value of (Xt) is not determined 
by the  above equation if d=0. Since for d> l, the above equation 
determ ines the second order properties of {(l-B)dXt) b u t not those of 
{Xt), estimation of 4>,0 and ,o2 will be based on the observed differences 
of (l-B)dXt.
4 .3  LINEAR GROWTH MODEL (LGM)
The linear growth model (Naghdy et al, 1984) is a simple stochastic 
m athem atica l model. In th is  project, th is  model is employed to 
predict the behaviour of the gripper current signal. This model may be 
represented  by
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Pt = mt + St (4-2)
m t = mt-i + b + Yt (4-3)
w here
Pt = the observed signal a t time t, 
mt = the level of the signal a t time t, 
b= the slope of the signal
This corresponds to an ARIMA(0,1,1) model for Pt with a non-zero 
constan t b incorporated. The format of LGM is more robust than  its 
equivalent ARIMA model. The LGM, hence can be adopted and used 
for the modelling of highly non-steady time series with step and slope 
changes as shown later. In the LGM equations, (et) and {yt} are 
sequences of independent and identically distributed random variables 
which are also independent of each other. They have a zero-mean and 
variance of a 2e and a 2y respectively. The difference between the
present and previous observation is
VPt = Pt -Pt-i = mt + et - mt-i - et-i 
= b + yt + £t-et-i
The ARIMA(0,1,1) model is represented by
(l-B)Pt = (l-0B)at +b
or
Pt - Pt -i= at- 0at-i + b
H ence
Pt = Pt-i+b+at- 0at-i
and
VPt = b + at- 0at-i
The model a t time (t+1) is
* Pt +1= Pt +b+at+i - 0at
The fo recasting  algorithm  corresponding to the  above model, 
considering th a t at+1 is zero, will be
Pt (k)= Pt +kb-8at
For one step ahead forecast it is
Pt (1)= Pt+b-Qat
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The one step ahead forecast can be constructed  by adding the 
estim ated level of the step to the slope as




m t = Pt - qat
At time (t-1) Eq.(4-4) can be written as
m u  = Pt-i - 6at-i
(4-4)
(4-5)
Subtracting (4-5) from (4-4) gives
m t- mt-i = Pt -Pt-i- 9at+ 0at-i
= b+ at- 0at-r 0at+ 0at-i
= b+(l-0)at
Thus the forecasting algorithm will be
Pt (l)= b+mt




m t = mt-i +b+(l-0)at (4-7)
In Eq.(4-7) at is the white noise generating the time series. In practice 
at is replaced by et which is one-step-forecast error defined by
et = P t-P t- i( l)
then
mt = mt-i +b+Aiet
w here
Ai =1-0
The slope should also be updated if it changes over time. The slope 
can be defined as the difference between levels, i.e.,
bt = mt-i- mt-2 
= bt-i +Aiet-i
or
bt = bt-i +A2et
In sum m ary the model will be in the form: 
Pt ( l)= b t +mt
m t = mt-i + bt +Aiet
et = P t-  P t- i( l)
bt = bt-i (if no changes in slope)
=bt-i + A2et (otherwise)
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4 .4  MONITORING SCHEME
The m ajor reasons behind using CUSUM technique (Harison and 
Davies, 1963) is:
- To reveal changes in the performance of a  process and particularly 
to detect changes in the process mean;
- To determine when such changes occur;
- To assist in estimation of the current mean.
Apart from its better known uses in process control adopted by Page 
(Page ES, 1954), Barnard (Barnard GA, 1959), Ewan and Kemp (Ewan 
WD and Kemp KW, 1960), and Goldsmith and Withheld (Goldsmith PL 
and Whitfield H, 1969), the CUSUM technique can be advantageously 
incorporated into any forecasting system.
In chapter seven, it can be seen that the arm ature current waveforms 
obtained always contained noise transients. Also, during the simulation 
in chapter three, it was pointed out that contact with an  object being 
handled is indicated by a  rise in the arm ature current. To use th is 
ch arac te ris tic  in  preventing damage to the grasped object, the 
controlling algorithm  m ust be able to detect th is rise as fast as 
possible. Thus, simply filtering the noise transients using a  low pass 
filter with low cut-off frequency is not an  appropriate solution, since:
- One source of the electrical noise mentioned above is the A/D for 
which an  analog filter is of no use.
- A high order low pass filter (Analog or Digital) will introduce a 
great deal of delay in the signal which is not appropriate in real
time. The filter would tend to delay detection of any significant 
arm ature current rise through its smoothing.
- A sharp  filter would eliminate other finer waveform characteristics 
th a t are of interest in the grading of the fruit firmness.
The CUSUM technique increases the tolerance of the system to noise 
while ensuring th a t external forces applied to the motor are detected 
quickly.
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4 .4 .1  C um ulative Stun (CUSUM)
The CUSUM operates in two distinct stages of successive accumulation 
of the forecasting errors, and testing for the significant changes in the 
time series.
Denoting the forecast for the next observation by / ,  and the actual 
observation by d, the error, e, in the forecast is
e = d - /
The CUSUM for the given sample is then calculated by adding this 
error to the CUSUM of the previous samples. The series can be built 
up  as follows, starting with the first sample:
C i =d i - f  i =ei
C 2 = ( d i - / i ) + ( d 2  - /2 ) = e i+ e 2
C3=C2+e3
Cn—Cn_i+en
The testing principal is basically a backw ard sequential te s t th a t
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operates as follows:
*




S i= e t+ e t- i+ ...+ e t- i+ i= C t- Ct-i
As each observation arises, the new Si are calculated and tested 
against corresponding limits (±LJ. If a limit is broken by a cumulative 
sum, then  lack of control is signaled. (These significance limits can 
often be chosen, as in sequential tests, to control the frequency of 
wrong predictions. They may also be chosen to optimize certain 
features of the particu lar forecasting system). This signal indicates 
th a t a re-estim ation of the model param eters is required. In the case 
of LGM, the step and slope will be re-estimated.
The continual comparison of the CUSUM with predefined thresholds 
m eans th a t the algorithm can be made as sensitive as desired. That is, 
the sm aller the predefined lim its, the more frequent the out of 
control signals and the more frequent the re-estim ation of the slope 
and step.
As stated  earlier, since there is a prevalence of noise transients in the 
arm ature cu rren t signal, it is possible th a t the controlling algorithm 
m ay m isin terp re t a  tran sien t as an  external force. The CUSUM 
technique overcomes this, as is illustrated in the following example 
(see Fig. (4-1)).
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Assum e the t sample points in Fig. (4-1) axe being monitored by the 
CUSUM algorithm. If the last prediction is close to the point marked 
m l, then  m2 will resu lt in a negative error, however m3 will add a 
positive error to the CUSUM, which will tend to keep it small. 
S im ilarly m6 to m9 will not tend  to m ake CUSUM increase 
excessively, since the errors alternate between positive and negative. 
However, from m lO on wards, CUSUM will break the predefined 
limit, signalling out of control. In an LGM the slope and step will be 
re-estim ated to follow this upward trend.
Fig.(4-1) Noisy signal illustrating use of CUSUM technique.
The major difference between the noisy transients and steady upward 
(or downward) trends is the short duration of transients. The CUSUM 
technique m akes use of this fact, and together with the model, will 
tend to average out the noise transients, and emphasize steady upward 
or downward trends.
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4 .4 .2  O peration  o f CUSUM
When th e ,m agnitude of the limits ±Li, against which the cumulative 
sum s are tested, is a linear function of the num ber of observations 
comprising the sum , it can be shown th a t the double-sided control 
test can be operated with the retention of ju s t  two moving param eters. 
Since a double-sided test is equivalent to two single-sided tests, it is 
sufficient to show the single-sided test can be operated with the 
retention of ju s t one moving parameter.
Let's assum e tha t the upper or positive limit is in the form
Li=a>a(i+A,) (4-8)
where co and X are the constants for a particular application which 
should be determined by some optimization technique, and a  is the 
standard deviation of the signal.
It will be shown below tha t the param eter to be retained after each 
period is the minimum of the differences between the control limits 
and their corresponding cumulative sums.
Let Sn(i) denote the cumulative sum over the last T samples when the 
cu rren t ru n  length is N. Similarly, let dN(i) denote the difference 
between the test limit Li and its corresponding cumulative sum  SN(i). 
Let u s denote the latest observed difference for the next period, ie. 
when the run  length is N+l, by ei.
The following relations can be easily found from the above definitions:
Li+i(i)=Li+coa (4-9)






Lack of control is signaled, for a ru n  of length N, when dN(i)<0 for any 
value of i<N, i.e. when Dn<0 where
DN=Mini<N[dN(i)] (4-12)




which is equivalent to
D n+i (i)=Min i <i<N[Min {dN+1 (i+ 1 ) ) ; dw+ 1 ( 1 ) ]
By using Eq.(4-10)
Min i<i<isf[dN+1 (i+1 )] =Mini[dN(i)+coa-e i pÖN+coa-e i
and since
dN+i(l)=Li-ei=Lo+coo-ei
it follows th a t
DN+i=Min[DN;Lo]+(o)G-ei)
This last resu lt shows that DN is the only moving param eter needed to 
calculate Dn+i - At each stage of the test, the control scheme can be 
operated by retain ing  only the  previous value of D and the two 
constants cog and Lq.
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For a  double-sided test, two moving param eters are required for the
CUSUM operation, D for the upper limit and U for the lower limit. The






L is the m inim um /m axim um  tolerance range and C is the am ount of 
increm ent/decrem ent of the tolerance range for every one-step ahead 
prediction in each algorithm. The constan t a is the the standard  
deviation of the signal, and coi and 0)2 are constants for a  particular 
application  w hich should  be determ ined by some optim ization 
techniques. The algorithm gives warning of a possible force signal 
w hen Dt<0 or Ut>0. At each w arning the s ta tu s  of the signal is 
evaluated and necessary actions are taken.
A simple optimization technique based on the value of mean squared of 
one step ahead error for a typical waveform was applied to derive the 
optim um  values for Ai, A2, coi, and o>2. In this procedure the values of 
Ai, A2, coi, and ©2 were varied between 0 and 1, and a t each step the 
m ean squared error was calculated. The step used was initially 0.1 for 
each variable. Another ru n  with an incream ent of 0.05 was carried out 
for Ai. The param eters giving the sm allest m ean squared error were
selected for the model as follows:
A i= 0 .9 5  ; A2=0.1
©1=0.1 ; ©2=0.1
4 .5  PERFORMANCE OF SFS
In order to use the LGM for force control, it m ust be correctly tuned 
for optim um  performance. A compromise needs to be made between 
the speed of the algorithm and the model’s accuracy. The use of the 
CUSUM technique to monitor the model validity for incoming samples 
requires a trade off between speed and accuracy.
A force control algorithm requires a fast reaction time to be effective, 
especially where soft fruit is concerned. Speed and precision with an 
LGM algorithm are largely dictated by the magnitude of the CUSUM 
out of control thresholds. Lower positive and negative thresholds 
would resu lt in a higher incident of out of control signals, thus the 
model param eters would be updated  more often. The drawback, 
however, is th a t the higher frequencies of recalculations will slow 
down the rate of incoming samples, and the algorithm will react too 
slowly to a  cu rren t surge which is required for external force 
detection. This might result in a damage to the fruit.
If the out of control thresholds are increased, out of control instances 
will be less frequent and the model slope and slope will updated less 
often. If the cu rren t waveform will be sam pled more frequently, 
however an  external force might be momentarily overlooked since the 
model param eters represent the trend of a few steps back. Figures 4.2 
to 4.5 show the LGM and CUSUM results for an unripe mango.
As it can be seen from Fig. 4.4, the error between the observation and 
prediction is the noise in the arm ature cu rren t signal. Figure 4.5 
shows the upper and lower CUSUM param eters when these
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param eters are not reset at the instant of applying the force.
Current
Fig.(4-2) Armature current waveform obtained and the model 
predictions for an unripe mango.
(a)
Fig.(4-3) CUSUM moving param eters, (a) upper limit,
(b) lower limit.
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(b)
Fig. (4-3) CUSUM moving parameters, (a) upper limit, 
(b) lower limit. (Continued)
Fig. (4-4) Error between the observations and predictions
for an unripe mango.
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CUSUM parameters
Fig. (4-5) CUSUM moving parameters without updating the 




5 .1  INTRODUCTION
The experim ental setup consists of a simple two-finger servo-motor 
driven gripper unit, an interface-card which plugs into an I/O  channel 
of a Motorola VME development system, and a push-pull amplifier to 
drive the gripper's motor as shown in Fig. 5.1. The interface board, 
developed earlier, provides A /D and D /A  conversion p lus a 
co u n te r/tim er chip for the position control of the gripper. In this 
work a  num ber of modifications were made to this board to improve 
its performance. These changes are discussed briefly in the Appendix 
B. In th is  ch ap te r hardw are and software aspects of various 
components of the experimental setup will be described.
5 .2  THE GRIPPER
The gripper used in the experimental rig is made out of steel and 
duralum in and has two-fingers. It has been designed and developed in­
house. Motion of the fingers is made possible via a ‘Pitman* DC servo­
m otor. The m otor drives a central gear, which in tu rn  moves the 
fingers linearly through a  pair of linear gears (rack and pinion). The
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motor is rated a t 12v DC and is coupled to a 17.33:1 gear ratio gearbox. 
The gripper is m ounted on a General Motors - Fanuc series S-100 
robot.




/ — \ Amplifier\ — / &rFilter
Gripper
Fig.(5-1) Block diagram for the experimental rig.
More information on the mechanical design of the gripper is provided 
in Appendix D.
5.3 VME DEVELOPMENT SYSTEM
It is appropriate to give a brief description of the com puter system 
used in th is project and describe how its hardw are components fit 
together. The “V.M.E" s tan d s for Versa Module Eurocard. In a 
simplistic definition, the VME standard refers to a set of modules with 
sim ilar physical param eter (size or form factor) which have a standard 
method of connection to the VME bus. They also have common inter­
board connection properties. Additionally, Motorola also defines its
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own I/O  channel specification.
The development system is connected to target systems. The target 
system s provide M otorola I/O  channels. A Motorola MVME147 
provides the processing power of the development system. The CPU 
board, MVME104, is used for the target system. The MVME104 units 
provides the I/O  channel. The overall processing system is shown in 
Fig. 5-2. The MVME-410 is a Dual Parallel Port which is connected to 
the I/O  channel.
SYSTEM CONSOLE SYSTEM TERMINAL PRINTER
Fig.(5-2) VME System interconnection diagram
In th is project, the developed interface board is designed to operate 
via the I/O  channel. The relationship between the interface board and 
the VME system is shown in Fig. (5-3).
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The operating system  used by the development un it is OS-9/68000. 
This is a m ulti-user and m ulti-tasking operating system  which has a 
set of commands similar to UNIX.
VME BUS
Fig. (5-3) Block diagram showing the relationship between 
the VME System and the interface board.
5.3.1 MVME147 CPU Board
This un it is the heart of the development system. The main processor 
on the board is a MC68030 (Motorola) that provides all 32 address bits 
a t external pins, such that a memory range of up to 4 Gigabytes can be 
addressed . The physical memory is 32 bits wide. Therefore the 
processor can access longwords, whose addresses are a multiple of 
four, in one memory cycle. It provides faster instruction fetch and long 
word data than  in other 68xxx processors. The MC68030 uses special 
control signals to access only a single word or byte for selecting only 
the desired portion of the longword. The board also has a MC68881 
floating po in t co-processor w ith reg isters and in s tru c tio n s  for 
performing arithm etic to the IEEE floating point arithm etic standard.
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The MVME147 board is the interface between the user and the main 
system. It is via th is board th a t the u ser is able to communicate with 
the MVME104. It also has access to a  hard disk drive and runs the 
operating system.
5 .3 .2  M VM E104 T arget Board
The development system  is currently configured to use two of these 
boards. Each MVME104 board has a logical connection to the VME 
bus. Although the same physical connection is used to connect each 
backplane connector to the common bus. the bus memory on each 
card is addressed at a different location. In this way, multiple cards 
can reside on the VME bus. The MVME104 has an on-board MC68010 
processor w hich provides 24 address bits. The da ta  pa th  to the 
memory is 16 bits wide, so the processor can access the 16-bit word 
in one memory cycle. To access only a single byte, the processor uses 
special control signals to disable access to the unused  byte in the 
word. The board also has an  MC68230 parallel interface and timer. It 
co n ta in s  th ree  8 -b it parallel po rts  and 24-b it program m able 
tim er /  counter.
The MVME104 with its I/O  channel is a stand alone system. This 
featu re  m eans th a t it is possible to develop the required control 
program s using the development system, store the developed code in 
a  ROM. and  ru n  the MVME104 independent from the development
system.
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5.4 INTERFACE BOARD
The major function of the interface board is to perform the analog to 
digital and digital to analog conversion, and to control the position and 
velocity of a dc motor with optical encoder. The board is placed 
between the amplifier and the I/O  channel of the VME system. Fig.(5- 
4) shows the physical configuration of the interface board.
The board was designed to meet the specifications of VME TARGET 
BOARD I/O  CHANNEL SPECIFICATIONS. It plugs into the VME target 
board I/O  channel. It is designed to fit into a DIN41612 standard  64- 
pin connector.
For more details on the interface board please see Appendix B.
Fig. (5-4) Physical configuration of the interface board
5.5 ADDRESS MAP OF I/O  CHANNEL
As m entioned earlier in th is chapter, the target board  has an  
MC68010 processor which has a 16-bit memory and I/O  bus. With
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such  a  processor, an  address within any external device is equal to the 
base address for th a t device plus two times the local offset (Eq.(5-1)). 
The base address of the I/O  channel is SFE6001, and the I/O  channel 
has a  12-bit address bus. A portion of the 24-bit address are only used 
for the I/O  channel addressing, and the rest are being masked off. This 
is illustrated in Table 5-1.
MVME104 address = SFE6001 + 2x(I/0  channel address)
(5-1)





A ll  AIO ... A5 A4 A3 A2 Al AO
FE6001 111 1111 0011 0 0 0 0 0 0 0 0 0 0 0 0 1
FE6003 111 1111 0011 0 0 0 0 0 0 0 0 0 0 0 1 1
FE6005 *4 0 0 1 0 1
FE6009 - ft* 0 1 0 0 1
FE600D - h i 0 1 1 0 1
FE6011 ft* M 1 0 0 0 1
FE6015 ft* ft* 1 0 1 0 1
FE6017 *4 - 1 0 1 1 1
Slave Board Chip and
Selection digital I/O
The address bits A11 to A4 are used to address the correct interface 
slaveboard connected to the bus (the interface board address is 
indicated by its 8 dual position DIP switches, all of which should be in 
position 0). In th is case the bits A l l  to A4 are all 0. Bits A3 to AO are 
the  offset addresses on the interface board which correspond to the
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enable signals of the appropriate chip for certain  read  or write 
operation.
The port addresses of the MC68230 tim er are determ ined in a 
similar way using the timer base address of $FE0001. For example, the 
tim er control register has an offset address of $10. Hence the register 
address is
$FE0001 + 2 X $10 = $FE0021
5 .6  SOFTWARE DRIVING THE RIG
As m entioned earlier, the VME development system is used as a tool 
for developing the  software required to control the gripper. It 
provides flexible environment for writing and testing of the software. 
One of the m ost notable features of the system is the ability to run  
separate programs on different boards communicating with each other 
through data  exchange channels. To enable computer control of the 
gripper, software is required to poll force data (armature current) and 
produce control signals accordingly.
The transfer of d a ta  between the I/O  channel and the RAM of the 
target board is done through a program which runs continuously on 
the target board. This is achieved by writing to or reading from the 
correct memory locations on the MVME104 target board. The I/O  
channel resides a t the memory addresses (in hexadecimal) FE6001- 
FE7FFF on the MVME104. A different program  running  on the 
development system  transfers data  between the development system 
and the target board across a  segment of the target board RAM used as
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a  common memory. The block diagram of Fig. 5-5 illustrates these two 
processes.
Development Board Program
\  Target<  >  Board < >^  RAM
Target Board Program o
Fig. (5-5) System software block diagram
The program  polling the I/O channel on MVME104 target board is 
downloaded from the development system. The program  on the 
development board, on the other hand constantly checks the RAM 
locations on the shared memory of the target board. The block 
diagram  given in Fig. (5-6), shows how d ata  flows between the 
development system and the gripper.
Fig. (5-6) Block diagram for data flow.
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5.6.1 The Target Board Software
The MVME104 targe t board is located betw een the MVME147 
developm ent system  and the interface board. It hence constantly 
should exchange data with both. In order to do this, the memory of the 
target board is divided into three distinct segments as shown in Fig. (5­
7)).
Fig.(5-7) Memory set-up of the target board.
Two character pointers in the target board program provide pointers 
to the memory segments used for the I/O  channel (addresses Twelve 
SFE6001 to SFE7FFF) and as the sh ared  m em ory w ith the 
development system(addresses SOOOOOO to SEFFFFF).
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address lines provide 4Kbytes of memory m apped I/O  for the I/O  
channel. This I/O  is m apped a t odd bytes s ta rtin g  a t address 
SFE 60011. Eq. (5-1) may be used  to determ ine the value of the 
character pointers in term s of the MVME104’s memory addresses.
The target board RAM address map of I/O  channel and tim er memory 
segm ents, and the target board RAM address map of the VME-bus 
memory system  are shown in Table(5-2) and Table(5-3) respectively.
The pointer variables in the target board program are DtoAh, DtoAl, 
dah_b, dal_b, s ta tu s , Atodh, AtoDl, adh_b, adl_b, THCTh, THCT1, 
dirh_b, dirl_b, and reset. The major portion of the program is devoted 
to assign these pointers to the respective address locations in the 
aforementioned systems.
Table(5-2) The target-board RAM address map of I/O  channel





THCTh FE6001 High-byte of THCT2000 Chip
THCT1 FE6003 Low-byte of THCT2000 Chip
re se t FE6005 Reset THCT2000 Chip
DtoAh FE6009 High-byte of D/A converter
DtoAl FE600D Low-byte of D/A converter
status FE6011 Status chip
AtoDh FE6015 High-byte of A/D converter
AtoDl FE6017 Low-bvte of A/D converter
te r FE6021 Timer control register
eph FE6027 High-byte counter preload register
cpm FE6029 Middle-byte counter preload regist.
cpl FE602B Low-byte counter preload register
ts r FE6035 Timer s ta tu s register
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Table(5-3) The target board RAM address map of the
VME-bus memory segment
POINTER HEX-ADDRESS DESCRIPTION
dah_b 8000 D/A converter high byte
dal_b 8100 D/A converter low byte
busy 8200 status chip
adh_b 8300 A/D converter high byte
adl_b 8400 A/D converter low byte
dirh_b 8500 THCT2000 high byte
dirl_b 8600 THCT low byte
Digital motor control signals stored in the target board RAM from the 
development board are loaded to the I/O  channel memory segment to 
be sen t to the interface PCB for analog conversion. The conversion of 
the arm ature current signal to a  12-bit digital signal is also initiated by 
th is program. On completion, the digital data is written into the target 
board for transfer to the development system.
5 .6 .2  D evelop m en t Board Softw are
The software running  on the development system  consists of the 
following functions and procedures:
a) The Analog to Digital Function
The arm atu re  cu rren t of the DC servo-motor of the gripper flows 
through a  2.2D resistor in the amplifier circuit. The voltage across this 
resistor is fed into an analog to digital converter through a  fifth-order 
low-pass Butterworth filter (see Appendix C). The A/D converter gives 
a  12-bit output th a t is taken from the I/O  channel by the target board
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program  in two consecutive bytes and stored in locations $8300 and 
$8400 of the target board RAM. The A/D function starts by positioning 
the file pointer to a  point th a t is offset $4300 from the beginning of 
the file. The downloaded program  resides in the RAM at location 
$4000., th u s  the file pointer will be a t location $4000+$4300=$8300. 
The function then  reads the high byte of the data from A/D chip into 
variable x3. The low byte is then  read from location $8400 into 
variable x4. Data in these two memory locations are then manipulated 
so th a t they provide a single integer in ‘ad’. The software and its 
flowchart are given in Appendix F.
b) The Optical Encoder Function
The optical encoder uses the revolution of the servo-motor shaft to 
provide two pulsed signals in quadrature with each other tha t are fed 
into THCT2000 direction discrim inator. The position information of 
the gripper servo-motor is then  transferred to the I/O  channel at 
locations $8500 and $8600 of the target board RAM. The function 
begins by positioning its file pointer a t a location with offset of $4500. 
The high and low bytes of the data are then read and assigned to opl 
and  op2 respectively. The contents of o p l and op2 are then  
m anipulated as the 32-bit integer and will be assigned to variable ‘op’ 
as the motor shaft position.
cl The Digital to Analog Function
This function converts the 32-bit drive signal for the gripper motor 
into a  16-bit num ber and write it to the common memory. The 
num ber is then  assigned to the relevant 1/O channel port to be routed
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to the D /A converter on the PCB for conversion as a  motor drive signal. 
The function s ta rts  by positioning the pointer to a location offset of 
$4000 from the s ta rt of the file (physical address of $8000). The high 
and low bytes are then  created by shifting the num ber to the left and 
m asking the bits. The high byte is written to its allocated address, and 
the file pointer is positioned to the next address, $8100, where the 
low byte is th en  w ritten. The flow ch art and the software are 
presented in the Appendix F.
d) Force Control and Pattern Recognition Functions
The rem aining functions running on the development system perform 
force contro l and p a tte rn  recognition operations as explained 




6 .1  INTRODUCTION
The problem of pattern  recognition usually involves classifying a set of 
events. The events th a t have sim ilar properties are grouped into a 
class. The num ber of pa tte rn  classes depends on the particu lar 
application. Often, the exact num ber of classes may not be known 
initially, and may be determ ined from the observation of m any 
rep resen ta tiv e  p a tte rn s . In the p a tte rn  recognition application  
considered here, ie, fruit grading, the classes will be based on the fruit 
firmness.
An approach often used in pattern  recognition is th a t of tem plate­
matching. Here, a set of templates, one for each pattern class is stored 
in the  com puter memory, The incoming pa ttern  is then  compared 
with the template of each class and the classification takes place based 
on a  pre-selected m atching or a similarity criterion. In other words, if 
the incoming pattern  m atches the template of the n th  pattern  class 
better th an  any other template, then the input is classified as the nth  
pattern  class.
The problem  of pattern  recognition may be solved by using several 
approaches, one of which is statistical approach. In this method, a set 
of fea tu res are extracted from the incoming p a tte rn  and used in
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classification. The m easurem ents of the features are supposed to be 
invariant or less sensitive with respect to the commonly encountered 
variations and distortions and contain less redundancies.
T hus the feature extraction is a critical and im portant step in pattern 
recognition. Once the im portant features are selected, the recognition 
process can take place.
P a tte rn  recognition based  on sta tis tica l techn iques a ttem pts to 
quantify the classification. It is based on the same principle as hum an 
decision making. Information is obtained for a set of cases for which 
the outcome is known. This is equivalent to the experience one gains 
in a  process. The subjective synthesis  of the information is replaced by 
equations th a t are derived from the data and used to classify the cases 
into groups. Unlike hum an decision making, the process is objective 
and reproducible.
In th is  w ork a s ta tis tica l p a tte rn  recognition technique, called 
discrim inant analysis, is used to classify the fruit based on features 
obtained from the arm ature current waveforms.
6 .2  DISCRIMINANT ANALYSIS
The objectives of the discrim inant analysis can be formally described 
as
1) To classify cases into one of several m utually exclusive groups on 
the basis of various characteristics.
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2) To derive th e  c h a ra c te ris tic s  w hich a re  im p o rta n t in 
distinguishing the groups from each other.
3) To evaluate the accuracy of the classification.
The characteristics or features used to establish  the decision rule, 
depend very m uch on the problem. They should be independent from 
each other and potentially good predictors. During the analysis it is 
possible to establish  w hether all or some of the selected variables 
contribute to distinguish the groups from each other.
In theory, during  the d iscrim inant analysis, the d iscrim inating 
variables are weighted and linearly combined in some fashion so tha t 
the groups are forced to be as statistically distinct as possible. The 
s ta tis tic a l theory  of d iscrim inan t analysis assu m es th a t  the 
discrim inating variables have a  multivariate normal distribution and 
th a t they have equal variance-covariance matrices within each group. 
In practice, The technique is very robust and these assum ptions need 
not to be strongly adhered to (Nie N.H., 1975).
The rule used in pattern  recognition, known as discrim inant function, 
is a  linear combination of one or more of the discriminating variables. 
These discriminant functions are of the form
Dj= diiZi + di2Z2 + ... + dinZn (6" 1)
where Dt is the score of discriminant function i, the d’s are weighting 
co n s tan ts , and  the  Z*s are the standard ized  values of the  n 
discriminating variables used in the analysis (Cooley and Lohnes, 1971 
and Tatsuoka, 1971). The maximum num ber of functions which can be 
derived is either one less than  the num ber of groups or equal to the
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num ber of discrim inating variables, if there are more groups th an  
variables (Nie N.H., 1975). Ideally, the discrim inant scores (D’s) for 
the cases within a  particular group will be fairly similar. At any rate, 
the functions are formed in such a  way as to maximize the separation 
of the groups. Once the discrim inant functions have been derived, we 
are able to pursue the two objectives of this technique: analysis and  
classification.
The “analysis” aspect of this technique provides several tools for the 
interpretation of data such as statistical tests to m easure the success 
of the selected features in the p a tte rn  recognition process. When 
there  are more th a n  two groups, it m ay be possible to obtain 
satisfactory discrim ination with fewer than  the maximum num ber of 
functions.
The use of discrim inant analysis as a “pattern  recognition” technique 
comes after the initial computation. Once a  set of variables are found 
which provide satisfactory discrimination, functions can be derived 
w hich will perm it the classification of new cases w ith unknow n 
m em bership.
As a  check of the adequacy of the discrim inant functions, the original 
se t of cases are classified with the obtained rules. A separate linear 
com bination of the discrim inating variables is used for each group. 
This will produce a  probability of m em bership to each respective 
group. E ach case is then  assigned to the group with the highest 
probability.
Some of the selected features may not contribute to the discrimination
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process as one expected. A different version of the technique known 
as stepwise discrim inant analysis will apply various combination of the 
features and selects the best group of them. The process s ta rts  by 
selecting  th e  b e s t d iscrim inating  variable according to a p re ­
determ ined  criterion . A second d iscrim inating  variable is then  
selected as the variable which improves the discrim ination when 
combined with the first variable. The process continues until all the 
variables are tested. At each step, an  already selected variable may be 
removed if it is found to reduce discrim ination when combined with 
the more recently selected variables (Nie N.H., 1975).
6 .2 .1  E stim ation  o f The C oefficients
Descriptive statistics and univariate tests of significance provide basic 
information about the distributions of the variables in the groups and 
help to identify some differences among the groups. However, in the 
discrim inant analysis and other multivariate statistical procedures, the 
em phasis is on the analysis of the variables together, not one a t a time. 
By considering  the  variables sim ultaneously , incorporation  of 
im portant information about their relationships will be possible.
In d iscrim inan t analysis, a linear combination of the independent 
variables is formed which serves as the basis for assigning cases to 
groups. Thus, information contained in multiple independent variables 
is sum m arized  in  a  single index. The coefficients in  the linear 
d iscrim inant equation (Eq. 6-1) correspond to the values of the dy’s 
and they are used to compute the discrim inant score for a case. In
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discrim inant analysis, the weights are estimated so th a t they resu lt in 
the “best” separation between the groups.
Therefore, the  dy’s are chosen so th a t the scores produced by the
discrim inant function for different groups differ as m uch as possible.
The criterion used is th a t for the discriminant scores the ratio
between-groups sum  of squares ( .
within-groups sum  of squares
is maximum. Any other linear combination of the variables, which are 
know n as “u n s ta n d a rd iz e d  canon ical d isc rim in a n t fu n c tio n  
coefficients”, will have a  smaller ratio.
The group m ean for the respective function is found by averaging the 
scores for the cases within a  particular group. For a  single group, the 
m eans on all the functions are refered to as the “group centroid”.
6 .3  SPSS® PACKAGE
In order to perform discrim inant analysis and derive d iscrim inant 
functions, SPSS (Statistical Package for the Social Science, SPSS Inc.) 
package w as used. SPSS® is a  comprehensive tool for m anaging, 
analysing, and displaying data. A broad range of statistical analysis and 
d a ta  modification tasks are accomplished with a  simple, English like 
language (Norusis M .J., 1990). In general, SPSS® is a  powerful, 
com prehensive, and  flexible sta tis tica l and inform ation analysis 
system. In th is section an  overview of the im portant instructions used 
in the discrim inant analysis will be given.
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SPSS® has several procedures to perform statistical analysis. One of 
th e se  p ro ced u re s  is  DISCRIMINANT p ro cedu re . To ru n  th is  
procedure, a t least two subcom m ands GROUPS and VARIABLES are 
required. In th is application, as will be described later, some other 
subcom m ands have been used to provide some inform ation on the 
pattern  recognition performance. The GROUPS subcom m and specifies 
the variable to be used in establishing the groups. The VARIABLES 
subcom m and indicates which variables are to be used in predicting 
the group m em bership (Nie N.H., 1975).
6 .3 .1  S p ecify in g  th e  Groups
The GROUPS subcom m and is used to specify the variable used to 
define a group. There can be only one GROUPS subcom m and in the 
program. In the subcommand
GROUPS = APPRC(1,3)/ (6-3)
APPRC is the  variable which identifies the group, and it can have 
integer values of 1,2, or 3 (Three cases are related to the m aturity  
stage of the fru it ie. unripe, ripe, and overripe).
6 .3 .2  S p ecify in g  th e  V ariables
The VARIABLES subcom m and defines all the variables used to predict 
the group membership. The variables are the same as features referred 
to previously. The specified variables should be num erical and there
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can be only one VARIABLES subcom m and in the program. The
subcommand
>
VARIABLES = OSHOOT RISETIME SETTIME/ (6-4)
together with GROUPS subcomm and of Eq.(6-3) requests a three- 
group discrim inant analysis based on the values of the variable APPRO. 
The variables named OSHOOT, RISETIME, and SETTIME are to be 
used as predictors and m ust be an integer or a real number.
6 .3 .3  S ign ifican ce o f th e Variables
By default, DISCRIMINANT analysis enters all the variables specified in 
the variable list. This method is called direct-en try m ethod. 
Alternatively, one of five different stepwise methods offered in the 
package can be applied using the METHOD subcomm and. These 
methods enter and remove variables one at a time, selecting them on 
the basis of a specific criterion. Different criteria are used for different 
stepwise methods.
The process begins by choosing the single variable which has the 
highest value on the selection criterion. This initial variable is then 
paired with each of the other available variables, one at a time, and the 
selection  criterion  is com puted. The new variable, which in 
conjunction with the initial variable, produces the best criterion value 
is selected as the second variable to “enter the equation . These two 
are then combined with each of the remaining variables, one at a time, 
to form triples which are evaluated on the criterion. The triplet with
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the b es t criterion value determ ines the th ird  variable to be selected. 
This procedure of locating the next variable th a t would yield the best 
criterion score, “given the variables already selected”, continues until 
either all the variables are selected or no additional variables provide a 
m inim um  level of improvement.
An additional test is performed before a variable is actually accepted. 
This is the test to see if the tolerance for this variable is sufficiently 
high. A to lerance check is needed to detect situations in which 
rounding error during the inversion of the within-groups covariance 
m atrix  would have a serious effect upon the resu lts. Interm ediate 
resu lts are printed following each step.
As variables are selected for inclusion, some variables previously 
selected may lose their discriminating power. This occurs because the 
information th a t they contain about group differences is now available 
as a  com bination of o ther included variables. Such variables are 
redundan t and should be eliminated. Thus, a t the beginning of every 
step, each of the previously selected variables is tested to determine if 
it still m akes a sufficient contribution. This test is made only for 
variables w ith an  inclusion level of one. If any variable is eligible for 
removal, the least useful one is eliminated. A variable which has been 
removed a t one step  may re-enter a t a later step if it satisfies the 
selection criteria a t the time.
The u se r indicates the stepwise selection criterion to be used through 
the METHOD command. Since each criterion em phasizes a  different 
aspect of separation  , care should be taken in selecting an appropriate 
criterion .
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For METHOD-WILKS, the criterion is the overall multivariate F ratio
for the test of differences among the group centroids. The variable
*which minimizes the F ratio also minimizes Wilk’s Lambda, a measure 
of group discrim ination (Nie N.H., 1975). This test takes into 
consideration the differences between all the centroids and the 
cohesion (homogeneity) within the groups. Lambda is an inverse 
measure of the discriminating power in the original variables which 
have not yet been removed by the discriminant functions. The “larger” 
Lambda is, the “less information“ is remained.
METHOD=MAHAL seeks to maximize the m ahalanobis distance 
between the two closest groups. M ahalanobis’ distance, D2, is a 
generalized measure of the distance between two groups. The distance 
between groups a and b is defined as, 
p P
Dab2=(n-g)Y  ^Wjj*(Xia-Xib)(Xja-Xjb) (6-5)i=lj=l
where n is the total number of cases, g is the number of groups, P is 
the num ber of variables in the model , xta is the mean for the ith 
variable in group a, and Wy* is an element from the inverse of the 
within-group covariance matrix.
The variable which maximizes the smallest F ratio between pairs of 
groups is selected under METHOD = MAXMINF. Although this F ratio 
is the test of Mahalanobis distance calculated in METHOD=MAHAL, 
the two criteria do not necessarily produce the same results when the 
groups are of unequal size. The corresponding F ratio (F statistic) is
(n -l-P )n in2 
F = P(n-2)(n!+n2) Uab (6 - 6)
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where n  is the total num ber of cases, P is the num ber of variables in 
the model and n i and n 2 are the num ber of members in each group.
A n o th er c rite rio n  w hich ten d s  to se p a ra te  close g roups is 
METHOD=MINRESID and defined by the value
R =  X (l+(Dlj/4 ))
where Dy is the M ahalanobis distance between groups i and j. Each 
term  of th is sum m ation is an  estimate of 1.0 m inus the square of the 
m ultiple correlation between the set of discrim inating variables being 
considered and a dummy variable which identifies the corresponding 
pair of groups. That is, each term  is the proportion of variation in the 
dum m y variable “not” explained by the discriminating variables under 
consideration . The objective here is to minimize R, the residual 
variation.
The final criterion (METHOD=RAO) is Rao’s V, a generalized distance 
m easure. Rao’s V, also known as the Lawley-Hotelling trace, is defined 
as:
p p g
v = (n-g)X  X WU X n ktak 'xiH^k-Xj) (6-7)i=lj=l k=l
where n  is the total num ber of cases, P is the num ber of variables in 
the model, g is the num ber of groups, n t  is the sample size in the kth 
group, xtk is the m ean of the ith  variable for the k th  group, is the 
m ean of the  ith  variable for all groups combined, and Wy is an 
elem ent of the  inverse of the w ithin-groups covariance matrix. The 
larger the differences between group m eans, the larger Rao’s V.
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The variable selected is the one which contributes the largest increase 
in  V w hen added to the previous variables. This am ounts to the 
greatest overall separation of the groups. A variable which contains a 
large am ou n t of inform ation already included in  the  previously 
selected variables may actually cause a  decrease in the value of V. This 
implies a  decline in discriminatory power since the groups are being 
b ro ug h t m ore closely together. One would not generally w ant to 
include such  a  variable. When there are a “large” num ber of cases, the 
change in V has a  chi-square distribution with one degree of freedom 
so th a t it can be tested for statistical significance (Nie NH, 1975).
For all the above criteria, a  variable is considered for selection only if 
its  partia l m ultivariate F ratio is larger than  a  specified value. (The 
partial F ratio m easures the discrimination introduced by the variable 
after taking into account the discrim ination achieved by the other 
selected variables.) This partial F test is performed before the variable 
is evaluated on the stepwise entry criterion. If the partial F is too small 
the variable is not considered for inclusion, regardless of its value on 
the  en try  criterion. In addition the variables are tested for removal 
only on the basis of their partial multivariate F (The likelihood ratio of 
equality on the te s t variable over all the groups, given the distribution 
produced by the variables already entered.), which m ust be sm aller 
th an  a  given value for removal to occur. The default values for these 
m inim um  F’s are set so th a t almost any variable with discrim inatory 
power is chosen and retained for the analysis (Norusis MJ, 1990 and 
Norusis, 1985).
6 ) PATTERN RECOGNITION PROCESS 109
The use  of a  stepwise procedure (for all of the criteria) resu lts in an 
optim al se t of variables being selected. The resu lt is only optimal 
(rather th an  maximal) because not every possible subset is considered. 
The assum ption is th a t the stepwise procedure is an  efficient way of 
approxim ately locating the best se t of d iscrim inating variables. A 
m axim al so lution  would require testing  every possible su b se t to 
determ ine which one would produce the very best results.
6 .3 .4  A dditional S ta tistic s
The STATISTICS subcom m and requests additional s ta tis tic s  for 
DISCRIMINANT. The STATISTICS subcom m and can be specified by 
itself or with one or more keywords.
If the  STATISTICS subcom m and is specified w ith no keywords, 
DISCRIMINANT calcu lates MEAN, STDDEV, and UNIVF (defined 
below). If however, a  keyword is included in  the  STATISTICS 
subcom m and, DISCRIMINANT calculates only the statistics requested 
(Norusis MJ, 1990).
6 .4  APPLICATION OF SPSS
In order to produce the pattern  recognition rules, th irty  experiments 
were conducted using apricots. The m aturity  of each apricot was 
tested using both the gripper and m anual assessm ent. The features of 
the arm atu re  cu rren t waveform after the contact of the fingers with 
th e  fru it including overshoot, settling  time, and  rise tim e were
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derived. The re su lts  were th en  fed in to  the  SPSS package for 
stepw ise d iscrim inan t analysis u sing  WILKS criterion. The SPSS 
programme and full resu lts are given in Appendix G.
The re su lt of the  classification procedure using  the  d iscrim inant 
function obtained from the sam ples is one of the tables produced by 
the package. If the classification for a  case is different from the initial 
assignm ent, an  astriks is printed in front of it in  the table. As it can be 
seen from th is  table (see Appendix G), 3 cases have been assigned 
incorrectly. Such error could be caused by two factors. The first is the 
subjective n a tu re  of th e  m anual m atu rity  m easurem ent. A more 
appropriate method is to use an  instrum ent to m easure the modulus of 
the  elasticity  of the  fruit. U nfortunately  th is in strum en t was not 
available in  th e  departm ent a t the time of experim ents. The other 
factor can  be the  close m atu rity  stages of some of the  apricots 
particularly those in ripe and unripe groups.
6 .4 .1  In terp retin g  th e  D iscrim in an t F u n ction  C oefficien ts
T able(6 -1 ) an d  T ab le(6 -2 ) c o n ta in  th e  s ta n d a rd iz e d  and  
unstandardized discrim inant function coefficients for th is analysis.
Table(6-1) standardized canonical discrim inant function coefficients










Table(6-2) U nstandardized canonical discrim inant function __  coefficients
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The “standardized  discrim inant function coefficients” correspond to 
the values of the dy’s given in the Eq.(6-1). They are used to compute 
the discrim inant score for a case in which the original discriminating 
variables are in standard  form (D-scores). The discrim inant score is 
com puted  by m ultip ly ing  each  d iscrim inating  variab le by its  
corresponding coefficient and adding together these products. There 
will be a  sep ara te  score for each case on each function. The 
coefficients have been derived in such  a  way th a t the discrim inant 
scores produced are in standard  form. This m eans that, over all cases 
in the analysis, the score from a function will have a  m ean of zero and 
a  s tan dard  deviation of one. Thus, any single score represents the 
num ber of standard  deviations th a t a  case is away from the mean for all 
cases on th e  given d iscrim inan t function . If there  are several 
discrim inant functions, each case will have a score on each function.
The o ther k ind  of coefficients are “unstandard ized  d iscrim inan t 
fu n c tion  coefficients”. The u n stan d a rd ized  coefficients are the  
m ultipliers of the variables when they are expressed in the original 
units. These are multiplied by the raw  values of associated variables to 
arrive a t a  discrim inant score. After adding a constant to adjust for the 
g rand  m eans, a  score is obtained w hich is identical to the  one 
com puted with standardized coefficients and standardized data.
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Table(6-3) Pooled w ithin-groups correlations.
STRUCTURE MATRIX:
POOLED WITHIN-GROUPS CORRELATIONS BETWEEN DISCRIMINATING VARIABLES
AND CANONICAL DISCRIMINANT FUNCTIONS
(VARIABLES ORDERED BY SIZE OF CORRELATION WITHIN FUNCTION)
FUNC 1 FUNC 2
RISETIME 0.74172* -0.51204OSHOOT -0.24132 0.91411*SETTIME -0.02993 -0.33218*
According to Table(6-3) the  variable RISETIME h as the  h ighest 
correlation with the discrim inant function F I and variable OSHOOT 
h as  the  h ighest correlation with the d iscrim inant function F2. In 
colum n F I the second largest correlation in absolute value belongs to 
OSHOOT. The negative sign indicates th a t small function values are 
associated with the presence of overshoot and vice versa.
6 .4 .3  F ish er’s C lassification  F u nction  C oefficients
The linear d iscrim inant function coefficients, as shown in Table(6-1) 
and Table(6-2), are those th a t maximize the ratio of between-groups to 
w ithin-groups sum  of squares. These coefficients are sometimes called 
the  canonical d iscrim inant fu n c tio n  coefficients  since they are 
identical to those obtained from canonical correlation analysis when 
m axim ally correlated linear com binations of the group m em bership 
variables and predictor variables are formed (Tatsuoka, 1971).
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A n oth er s e t  of coefficients, som etim es called  F ish e r’s lin ea r 
d isc rim in a n t fu n c tio n  coefficients, can  be u sed  d irec tly  for 
classification. A se t of coefficients is obtained for each group and a case 
is assigned to the  group for w hich it has the largest d iscrim inant 
score. The classification resu lts  are identical for both  m ethods if all 
canonical d iscrim inan t functions are used  (Kshirsagar & Arseven, 
1975; Green, 1979).
Since stepwise variable selection algorithm  combine the features of 
forward selection and backward elimination, outpu t from the stepwise 
m ethod will be discussed. It m ust be remembered th a t in a  stepwise 
m ethod the  first variable included in  the analysis h as the largest 
acceptable value for the selection criterion (Wilk’s lambda). After the 
first variable is entered, the value of the criterion is re-evaluated for all 
variables not in  the model, and the variable with the largest acceptable 
criterion value is entered next. At th is point, the variable entered first 
is reevaluated to determ ine w hether it m eets the removal criterion. If 
it does, it is removed from the model.
The next step is to examine the variables not in the equation for entry, 
followed by exam ination of the variables in the equation for removal. 
Variables are removed until none rem ain th a t meet removal criterion. 
Variable selection term inates when no more variables m eet entry or 
removal criteria (Norusis MJ., 1985).
6 .4 .4  V ariable S e lec tio n  C riteria
The s ta rt of the stepwise variable selection is shown in Table(6-
4), w hich lists  the  criteria in  effect. As m entioned before, several
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crite ria  are available for variab le selection, b u t in th is  s tu dy  
m inim ization of Wilk’s lam bda was used. Thus, a t each step the 
variable th a t re su lts  in the sm allest lam bda for the d iscrim inant 
function is selected for entry.
Table (6-4) Stepwise variable selection.
STEPWISE VARIABLE SELECTION
SELECTION RULE: MINIMIZE WILKS' LAMBDAMAXIMUM NUMBER OF STEPS................................. 6MINIMUM TOLERANCE LEVEL.................................. 0 .00100MINIMUM F TO ENTER................................................. 1.0000MAXIMUM F TO REMOVE............................................. 1.0000
E ach entry  or removal of a  variable is considered as a step. The 
maximum num ber of steps permitted in an  analysis is either twice the 
num ber of independent variables (the default) or a user-specified value 
(Norusis M.J., 1990).
As it was m entioned earlier, the significance of the change in Wilk’s 
lam bda w hen a variable is entered or removed from the model can be 
based on an  F-statistic. Either the actual value of F or its significance 
level can be used as the criterion for variable entry and removal. These 
two criteria are not necessarily equivalent since a fixed F value has 
different significance levels depending on the num ber of variables in 
the model a t any step. The actual significance levels associated with 
the F-to-enter and F-to-remove are not those usually obtained from the 
F distribution, since m any variables are examined and the largest and 
sm allest F values selected. The true significance level is difficult to 
com pute since it depends on m any factors, including the correlation 
between the independent variables (Norusis M.J., 1985).
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T he F irst S tep ;
Before the  stepw ise selection algorithm  begins, a t step  0, basic 
information about the variables is printed, as shown in Table(6-5). The 
tolerance and m inim um  tolerance are 1, since there are no variables 
in the model. (The tolerance is based only on independent variables in 
the model. The m inim um  tolerance, which is the sm allest tolerance is 
also based only on the variables in the equation.)
____________ Table(6-5) O utput a t step 0.___________
VARIABLES NOT IN THE ANALYSIS AFTER STEP 0
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS’ LAMBDA
RISETIME 1.0000000 1.0000000 27.442 0.32145SETTIME 1.0000000 1.0000000 0.22200 0.98321OSHOOT 1.0000000 1.0000000 4.2081 0.75546
In T able(6-5) the RISETIME h as the sm allest Wilk’s lam bda, and 
correspondingly the largest f-to-enter, so it is the  first variable 
entered into the equation. W hen RISETIME is entered, as shown in 
Table(6-6), the Wilk’s lam bda and corresponding F are the same as in 
Table(6-5). The degrees of freedom for the Wilk's lam bda printed in 
Table(6-6) are  for its  u n transfo rm ed  (not converted to an  F) 
distribution (Norusis, MJ, 1985).
After each step, SPSS prints a  table showing the variables in the model 
(see Table(6-7)). W hen only one variable is in the model, th is table 
contains no new information. The F-to-remove corresponds to th a t in 
Table(6-6), since it rep resen ts  th e  change in  Wilk’s lam bda if
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RISETIME is removed. The last colum n usually  contains the value of 
Wilk’s lam bda if the variable is removed. However, since removal of 
RISETIME resu lts  in a model with no variables, no value is printed at 
the first step (Norusis MJ, 1990).
Table(6-6) Sum m ary statistics for step 1.
AT STEP 1, RISETIME WAS INCLUDED IN THE ANALYSIS.
DEGREES SIGNIF.OF FREEDOM BETWEEN GROUPSWILKS’ LAMBDA 0.32145 1 2 26.0 EQUIVALENT F 27 .4415 2 26.0 0.0000
___________ Table(6-7) Variables in the analysis after step 1.________
...............— VARIABLES IN THE ANALYSIS AFTER STEP 1 -----------
VARIABLE TOLERANCE F TO REMOVE WILKS' LAMBDA 
RISETIME 1.0000000 27.442
At each step, SPSS also prints a  set of sum m ary statistics for variables 
which are not in the model. According to Table(6-8), OSHOOT is the 
variable which results in the sm allest Wilk’s lam bda for the model if it 
is entered next. It m ust be noted th a t Wilk’s lam bda calculated is for 
th e  variab les RISETIME and  OSHOOT jo in tly . It’s F -test is a 
m ultivariate significance test for group difference.
The F value for the change in Wilk’s lam bda when a variable is added 
to a model which contains P independent variables is:
Fchange = (1-kp+l/XpP ^p+iAp j (6-8)
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where n  is the total num ber of cases, g is the num ber of groups, Xp is 
Wilk’s lam bda before adding the variable, and Xp+\ is Wilk’s lam bda 
after inclusion (Norusis MJ,1985).
If variable OSHOOT is entered into the model containing variable
RISETIME, Wilk’s lam bda is 0 .210 (Fig. (6-6)). The lam bda for
RISETIME alone is 0.321 (see Fig.(6-4)). The F value for the change,
called F-to-enter, can be found using Eq.(6-7):
(29-3-1)( 1-0 .21/0.321) 
t  ~ (3 -l)(0 .211/0.3211)
= 6.596
This is the value for OSHOOT in figure 6.6.
Table(6-8) Variables not in the analysis after step 1.
------------- VARIABLES NOT IN THE ANALYSIS AFTER STEP 1 ----------
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS' LAMBDA
SETTIME 0.9321367 0.9321367 0.68861 0.30467OSHOOT 0.3787298 0.3787298 6.5960 0.21042
T h e S eco n d  S tep :
Table(6-9) shows the output when OSHOOT is entered into the model. 
Wilk’s lam bda for the model is the same as Wilk’s lam bda for OSHOOT 
in  T able(6-8). If RISETIME is removed from the cu rren t model, 
leaving only OSHOOT, the resulting Wilk’s lam bda is 0.755, the entry 
for RISETIME in the second part of Table(6-9). The F value associated 
w ith the  change in lam bda, F-to-remove, is 32.378 which is also 
printed in Table(6-9).
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__________ Table(6-9) OSHOOT included in analysis a t step 2._______
AT STEP 2, OSHOOT WAS INCLUDED IN THE ANALYSIS.
DEGREES SIGNIF.OF FREEDOM BETWEEN GROUPS WILKS'LAMBDA 0.21042 2 2 26.0EQUIVALENT F 14.7501 4 50.0  0 .0000
VARIABLES IN THE ANALYSIS AFTER STEP 2
VARIABLE TOLERANCE F TO REMOVE WILKS’ LAMBDA
RISETIME 0.3787298 32.378 0.75546OSHOOT 0.3787298 6.5960 0.32145
VARIABLES NOT IN THE ANALYSIS AFTER STEP 2
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS' LAMBDA 
SETTIME 0.8321642 0.3152018 1.5611 0 .18620
,, „ (29-3-l) ( l-0 .210 /0 .755)F-to-remove -  (3 - 1)(0.210 /0 .755 )
= 32.378
Since the F-to-remove for all the variables In the model is larger than  
the default value of 1, none are removed.
After RISETIME and OSHOOT have both  been included in the model, 
the next variable th a t would resu lt in the sm allest Wilk’s lam bda if 
entered is SETTIME. Its F-to-enter is 1.5611, and the resulting model 
lam bda is 0.186 (Table(6-10)). Thus, SETTIME is entered in step 3.
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T he L ast S tep:
All the F-to-remove values are still greater than  1, even after the entry 
of SETTIME. Hence no variables are removed. After th is  inclusion 
there  are no more variables left and variable selection stops (see 
Table(6-10)).
Table(6-10) O utput for step 3.
AT STEP 3, SETTIME WAS INCLUDED IN THE ANALYSIS.
DEGREES SIGNIF.OF FREEDOM BETWEENGROUPS
WILKS'LAMBDA 0.18620 3 2 26.0EQUIVALENT F 10.5398 6 48.0 0.0000
------- VARIABLES IN THE ANALYSIS AFTER STEP 3 ------------
VARIABLE TOLERANCE F TO REMOVE WILKS’ LAMBDA
RISETIME 0.3152018 35.865 0.74269SETTIME 0.8321642 1.5611 0.21042OSHOOT 0.3381107 7.6353 0.30467
Sum m ary Tables:
After the la s t step, SPSS prin ts a  sum m ary table (Table(6-11)). For 
each step th is table lists the action taken (entry or removed) and the 
resulting Wilk’s lam bda and its significance level.
6 .5  DISCRIMINANT FUNCTIONS
Based on the analysis using SPSS a  pattern  recognition criterion has
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been developed. This pattern  recognition criterion is used in the main 
program  to provide a  m easure for m aturity  stage m easurem ent. This 
c rite rion  tak es  the  th ree  fea tu res  from th e  c u rre n t waveform 
(overshoot, se ttlin g  tim e and  rise  tim e), and  app lies  th e  
“unstandardized canonical discrim inant function coefficients” to them  
to find th e  coordinates in the  F1-F2 p lane (the territo ria l m ap 
provided by the d iscrim inant analysis). Based on coordinates, the 
program  can predict which m aturity  stage is the fruit in. (To find how 
th is criterion developed, see Appendix F)
____________________ T able(6-ll) Summ ary table.____________________
SUMMARY TABLE
ACTION VARS WILKS’STEPLABEL ENTERED REMOVED IN LAMBDA SIG.
1 RISETIME 1 0.32145 .00002 OSHOOT 2 0.21042 .00003 SETTIME 3 0.18620 .0000
To check th e  re su lts  of prediction , the  “classification  function 
coefficients” (Fisher’s Linear D iscrim inant Function) can be used. In 
this method three functions are available, each for one m aturity stage.
Table(6-12) Classification function coefficients
Overripe Ripe U nripe
Rise time 26.85300 23.12351 20.21122
Settling time 0.7914868 0.7185670 0.6308826
Overshoot 2 .223255 1.927356 1.789393
Constant -202.0888 -150.9853 -117.0919
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After calculating the value for each function, the largest value will 




7 .1  INTRODUCTION
The technique described in the previous chapters was applied to a set 
of sam ples to evaluate its performance and validity. In all 56 apricots at 
different stages of m aturity  were used in th is experimental work. In 
th is chapter the resu lts of the experiments are presented.
7 .2  EXPERIMENTAL PROCEDURE
The apricots were categorized m anually into three groups, unripe, 
ripe, and over-ripe. Each apricot was then grasped by the the gripper 
individually. The arm atu re  cu rren t waveform produced from each 
apricot w as filtered and fed into the LGM and monitoring scheme. 
The in s tan t of the contact of the gripper's fingers with the fruit was 
determ ined and the signal was processed carefully afterwards .
As explained in the previous chapters, the arm ature current waveform 
after contact behaves like a step-response. The features of th is step- 
response are used in the m aturity  m easurem ent. The arm ature current 
waveform produced in each experiment was passed through a digital 
filter to remove the  noise. The ratio  of bandw idth  to sam pling 
frequency for th is filter is 0.1 (for more details on the filter design,
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see Appendix A). The original and filtered curren t waveforms derived 
for unripe, ripe and over-ripe apricots are shown in Fig. (7-1) to Fig. (7­
3).
The th ree  featu res of in te rest in  the arm atu re  cu rren t were then  
derived from the filtered signal and fed into the pa ttern  recognition 
process model to identify the m aturity stage of the fruit.
The pa tte rn  recognition system  divides the territorial map into three 
areas, each for one of the m aturity groups.
In order to assign a m easured sample to one of these categories, the 
“unstandard ized  canonical d iscrim inant functions” produced earlier 
are used.
The featu res of each sam ple are m ultiplied by the corresponding 
“unstan dard ized  canonical d iscrim inant function" coefficients and 
then  added to the constant of the function. The m agnitude produced 
in th is process determ ines the location of the sample on the territorial 
map. The discrim inant analysis also provides a se t of “classification 
function  coefficients” w hich can  be used  alternatively  either for 
classification  of each case or confirming the resu lts  obtained by 
“unstandard ized  canonical d iscrim inant functions” (see Table(6-2)). 
The territorial m ap derived for a set of samples is shown in Appendix 
G.
7 .3  RESULTS
The re su lts  of th e  experim ental w ork for the 56 aprico ts are 
presented in Table(7-1). The sample num ber is given in column 1. The
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th ree  featu res of the sam ples are p resented  in colum ns 2-4. The 
re su lts  of the  classification  using  m anu al m ethod and p a tte rn  
recognition process are provided in column 5.
The following “unstandardized canonical discrim inant “equations have 
been used to perform the classification:
F I = 1.3034 x risetime + 0.0307 x  settlingtime + 0.08775 x overshoot
-16.883 (7-1)
F2= 0.2926 x  risetime - 0.0184 x settlingtime + 0.0961 x overshoot
-3.8767 (7-2)
where F I and F2 are the two discrim inant functions. Using these two 
functions, and the teritorial map the sample is classified. As it can be 
seen in  Appendix G, the teritorial map is divided into three separate 
areas using three lines. The equations for these three lines are 
F2 - 41.67 x F I + 7.5 = 0 (7-3)
F2 - 2.339 x F I - 1.937 = 0 (7-4)
F2 + 4.149 x F I - 3.722 = 0 (7-5)
7 .4  DISCUSSION
The waveforms obtained for unripe, ripe, and overripe apricots are 
super-im posed in Fig. (7-4) to highlight the differences which exist 
between them. It is obvious th a t the rise time (after contact of the fruit 
w ith the  fingers) is the m ost significant factor as the slope of the 
transition  curve decreases as the m aturity  is increased. The natural 
dam ped frequency of the waveform is also decreased as the fruit is 
more m atured.
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Table(7-1) Experim ental results.
NO over- settle- rise- classifica tion
shoot* tim e tim e hand program
1 46.3755 32 7 unripe unripe
2 13.5179 38 13 overripe overripe
3 6.5917 36 13 overripe overripe
4 4.7492 22 17 overripe overripe
5 1.5754 16 15 overripe overripe
6 7.2147 17 13 overripe overripe
7 44.2870 48 8 unripe unripe
8 14.1771 33 13 overripe overripe
9 7.8505 17 16 overripe overripe
10 8.2922 33 16 overripe overripe
11 1.1214 29 17 overripe overripe
12 7.2773 35 13 overripe overripe
13 9.8474 35 13 overripe overripe
14 19.0565 40 10 unripe unripe
15 5.7634 38 11 unripe ripe
16 5.1991 16 14 overripe overripe
17 11.5096 35 10 unripe unripe
18 11.8087 32 14 overripe overripe
19 2.7906 19 12 ripe ripe
20 5.6416 38 14 overripe overripe
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According to the  re su lts  p resen ted  in Table(7-1), 85.7%  of the 
apricots used  in the experimental work were classified correctly. The 
m ost probable sources of the 14% mis-classification could be:
- The system atic and random  noise in the experimental set up such 
as quantization  error of the A /D converter, oscillation in the 
gripper's drive amplifier, etc.
* This column includes the percentage o f overshoot.
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Table (7-1) Experim ental resu lts  (continued)
NO over- settle- rise- c lassifica tion
- ^ sh oot * tim e tim e hand program
21 16.5171 36 10 unripe unripe
22 13.1979 32 12 ripe ripe
23 2.5364 16 15 overripe overripe
24 17.7508 36 14 overripe overripe
25 20.7891 39 9 unripe unripe
26 13.7265 35 10 unripe unripe
27 23.3115 33 11 unripe ripe
28 17.6398 42 11 unripe ripe
29 13.5316 34 10 unripe unripe
30 18.3873 37 9 unripe unripe
31 14.2980 33 12 ripe overripe
32 3.6954 20 17 overripe overripe
33 14.3693 40 10 unripe unripe
34 15.6275 29 15 overripe overripe
35 6.2815 16 12 ripe ripe
36 21.8844 38 9 unripe unripe
37 21.0409 39 10 unripe unripe
38 14.2995 28 6 unripe unripe
39 4.9150 15 12 ripe ripe
40 24.8195 36 9 unripe unripe
- Subjective m anual m easurem ent of the fruit m aturity  and hence 
possibility  of error in judgem ent. This source of error can be 
eradicated by using specialized instrum ents for the m easurem ent 
of the  m odulus of elasticity  of the  fru it and its  firm ness. 
U nfo rtunate ly  su ch  in s tru m e n ts  were n o t available in the 
laboratory when the experiments were conducted.
* This column includes the percentage o f overshoot
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Table (7-1) Experimental resu lts (continued)
NO over- settle- rise- classification
sh oot * tim e tim e hand program
41 10.5488 22 12 ripe ripe
42 7.5605 16 12 ripe ripe
43 18.0331 37 12 overripe overripe
44 12.6388 31 13 overripe overripe
45 18.4845 40 11 unripe ripe
46 19.6092 36 11 unripe ripe
47 5.8418 15 12 ripe ripe
48 23.4649 37 10 unripe unripe
49 19.1420 35 10 unripe unripe
50 11.9827 34 12 ripe ripe
51 21.3858 33 10 unripe unripe
52 7.9633 16 12 ripe ripe
53 10.9002 44 11 unripe ripe
54 4.0016 15 12 ripe ripe
55 7.8653 35 11 unripe ripe
56 14.0515 33 11 unripe ripe
- The num ber of sam ples used to set up the pa ttern  recognition 
ru les. An increase in the num ber of sam ples can improve the 
classification rate.
* This column includes the percentage o f overshoot
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(a)
(b)
Fig.(7-1) Current waveform for an unripe apricot, 
(a) unfiltered, (b) filtered
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(a)
(b)
Fig. (7-2) Current waveform for a ripe apricot, 
(a) unfiltered, (b)filtered
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(a)
(b)
Fig. (7-3) Current waveform for an overripe apricot, 
(a) unfiltered, (b) filtered
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Current (A)
Fig. (7-4) Comparison of three stages of maturity.

CHAPTER 8
CONCLUSIONS & FUTURE WORK
8 .1  CONCLUSIONS
The research  work presented  in th is thesis  prim arily suggests a 
simple b u t efficient method for handling of soft fruit and m easuring its 
flesh firm ness. In brief, in order to m easure the force applied to the 
fruit by the gripper and m easuring its firmness, the arm ature current 
of th e  m otor driving the  gripper is m onitored and  analysed , 
particularly a t the time of the contact of the gripper’s fingers with the 
fruit. The features extracted from arm ature current are then  used in a  
pattern  recognition system to m easure the m aturity of the samples.
The proposed  idea and the system  developed based  on it are 
innovative, novel, and interesting. Some of the characteristics are as 
follows:
- The whole system  is designed and developed based  on a 
m echatron ic  approach . This has simplified the m echanical and 
electrical hardw are; and increased the intelligence and flexibility of 
the system  (see Chapter 6).
- T he m easu rem en t of force and  m a tu rity  is  perform ed 
sim ultaneously  using only one signal. This has fu rther reduced the 
complexity of the system.
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- No senso r is used  to perform the force-sensing and m aturity  
m easurem en t. The arm atu re  cu rren t driving the  gripper is used 
instead. This has also simplified the m echanical and electrical aspects 
of the device.
The w ork therefore, a lthough  h as  some comm on fea tu res w ith 
projects carried out previously, has its own unique features. This has 
been highlighted in chapter 2 of the thesis where the previous work 
has been reviewed and a survey of other m ethods used for the non­
destructive fruit firmness m easurem ent was conducted.
A good understanding of the problem was needed before any practical 
work was attem pted. The whole system  including the gripper, fruit 
grasped by the fingers, the drive and control circuits designed to be 
used in the system, were modelled mathem atically. The models were 
th en  sim ulated  on a  com puter using  SIMNON control sim ulation 
package. The resu lts  from the sim ulation clearly illustrated  th a t the 
arm ature  curren t of the motor driving the girpper carries information 
about the m aturity  of the fruit after the contact of the fingers with the 
fruit. The arm ature  cu rren t after contact of fingers with an object 
appears as a  step response. The features of the current waveform after 
contact will be used for pattern  recognition.
The validity of the proposed idea w as hence proved and its full 
potential revealed. The details of the modelling and sim ulation are 
provided in chapter 3.
In order to use the arm ature current it has to be modelled. The Linear 
Growth Model (LGM) in conjunction w ith the CUSUM m onitoring
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technique w as used  to detect the external force applied to the fingers. 
The characteristics of th is model and its performance is addressed in 
chapter 4. *
The experim ental rig consisting of the development and target system 
and  the  developed in terface card is explained in  chap ter 5. The 
software issues such  as memory map in the development and target 
system  are also described In this chapter.
The p a tte rn  recognition problem  is addressed  in  chap ter 5. The 
featu res identified in chap ter 3 were m easured for 30 apricots in 
three stages of m aturity, unrip, ripe and over-ripe. The m easurem ents 
were used  in  a  stepwise discrim inant analysis using SPSS® package. 
The analysis showed th a t three features of rise-time, settling-time, and 
overshoot are the m ost significant features contributing to distinguish 
the  th ree  groups of apricots. Based on these sam ples, a se t of 
d isc rim in an t functions were p roduced  by the package for the 
classification of new samples.
In order to verify the developed system and dem onstrate the validity of 
its operation, a  se t of 56 apricots were tested in the experimental rig. 
The se t consisted  of apricots a t th ree different m aturity  stages of 
unripe , ripe, and  overripe. The system  sorted 48 of the apricots 
correctly giving an  accuracy of 85.7%. The m ost probable sources of 
the 14% mis-classification are:
- The system atic and random  noise in the experimental set up such 
as quantization  error of the A /D  converter, oscillation in the 
gripper’s drive amplifier, etc.
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- Subjective nature  of the m anual m easurem ent of the fruit m aturity 
and hence possibility of error in judgem ent. This source of error 
can  be erad icated  by u sing  specialized in s tru m en ts  for the 
m easurem ent of the m odulus of elasticity of the fruit and firmness. 
U nfo rtunate ly  su ch  in s tru m e n ts  were n o t available in the 
laboratory when the experiments were conducted.
- The num ber of sam ples used to set up the pa tte rn  recognition 
ru les. An increase in the num ber of sam ples can improve the 
classification rate.
The detail of this experimental work is given in chapter 7.
During the course of the work, therefore, the theoretical validity of the 
proposed technique and model was proved and its application was 
dem onstrated. It can be therefore stated  th a t the technique proposed 
in  th is  w ork for fru it sorting is theoretically sound and practically 
viable.
8 .2  FUTURE WORK
The theoretical principles of the project have been fully investigated in 
th is project. F urther work in th is area may not resu lt in new findings. 
The im plem entation of the technique however can be enhanced in 
order to provide a  better classification rate and general performance of 
the system. The following areas can be investigated in the future work:
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- The design of the gripper used in the experimental work may be 
improved. The fingers particularly can be redesigned to su it fruit 
handling.
- A more objective method for the m anual m easurem ent of the fruit 
m aturity  should be adopted. This may improve the classification 
rate of the system.
- O th er m ethods of p a tte rn  recognition su c h  as  n on -lin ea r 
d iscrim inan t analysis and artificial neural netw orks should be 
investigated.
- The tech n iq u e  should  be applied to o ther types of fru it, 
particularly the tropical fruit produced in Australia.
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APPENDIX A  
FILTER DESIG N
A .1 INTRODUCTION
In th is section the analog and digital low pass filter used to remove 
noise from the arm ature current are explained. The procedure used 
for the design of the filters and selection of the param eters are also 
described.
A .2 ANALOG FILTER
The m an n er in  w hich specifications for a filter will be given is 
illustra ted  in figure A .l. For the pass-band  extending from œ=0 to 
cù=o)p, the attenuation  should not exceed amax. There is a transition 
band from cop  to cüs  , which indicates th a t for frequencies above cos  the 
attenuation  should not be less than  a min. Given this information, the 
o rder of the  filter, n, and its cutoff frequency, coc. should  be 
determ ined beforehand. For a Butterworth lowpass filter,
H(f).H(-f) 1l + (C0p,C0c)2n (A-1)
is the  tran sfe r function. Using the following equation, the filter 
attenuation  (a) in term s of coc can be calculated (in decibel).
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gives




C°C-[10a/ 10- l ] 1/2n (A-4)
T hus, if corresponding values of a  and co are given, coc can be 
determ ined. If a max and cop are selected as defined in Fig.(A-l), then 
Eq.(A-4) becomes
___________CQp__________
^ C"~[ 10amax/ 10_ 1 ] 1 /2n (A-5)
which expresses coc in term s of the specified quantities.
To determ ine n, Eq.(A-3) with appropriate a  and co can be used, as 
shown in Fig.(A-l). Then
^ ) 2 n =io amax/ l° - l  (A-6)coc
or
j 2 n = \ Q a m in /10_ \ 
C0c
Dividing these two equations gives
COp
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l o g t t lO ^ W lO -D /d Q n m a x / lO . f ) ] -
n_ 21og(cos,cop) (A' 9)
Fig (A-l) Lowpass Butterworth filter specifications
This is the second required equation to be used in the design. The 
design procedure will be carried out in two steps:
1. Using Eq.(A-9) to find n.
This will ordinarily be a noninteger, so it will be "rounded-up” to the 
next integer value and it will be assigned to n.
2. Using integer n and Eq.tA-4) to calculate coc,.
The specifications can not be closely m et as the value of n is 
rounded up. However, there are two options to improve the results:
a) To use the value of coc given by Eq.(A-5), which will exactly set a 
a t o>p, bu t not at cos.
b) To compute coc using  Eq.(A-4) to m atch the other specified 
point,
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_______ CDs______
C° c“ [X 0am in /10_x]l/2n (A-10)
This will resu lt in m eeting one specification exactly (a a t cos) with a 
smaller value of attenuation in the pass-band than  is required.
A .2 .1  D esign in g  T he A nalog F ilter
In this p ro ject a filter with the following specifications is required:
a max=0-5 dB a t cop =534 rad /sec  (85 Hz) 
ctnin= 10 dB at cos =880 rad /sec  (140 Hz)
This will remove the unw anted frequencies and produce a range close 
to the variation of the natu ra l frequency of the system. To arrive at 
these  specifications an  coc should be determ ined to be used in the 
transfer function H(s). Substitu ting  the required values into Eq.(A-9) 
will produce
n=4.3 round up to n=5
Using Eq.(A-5) and Eq.(A-10), the cuttoff frequency is found to be 
fc=104.9 Hz and 112 Hz respectively. Since it is desired to have a 
cuttoff frequency near 110 Hz, Eq.(A-10) will be used. Hence
coc=706.5 rad /sec
Finally the attenuation a t o)p should be checked. Using Eq.(A-3), it is
534cc(534)=101og[l + ( f k 5 )10]=0-26 
which is less th an  the specified value (0.5 dB) as required.
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According to the tables for lowpass B utterw orth filters, the required 
values of Q for a 5 th-order filter are 0.5, 0.618, and 1.618 (Van 
V alkenburg , 1982). The rea liza tion  of c ircu its  to m eet these 
specifications is shown in the block diagram  of Fig.(A-2). The first 
block can be realized with a first order B utterw orth, w hereas the 
second and the third ones may be realized using the biquad circuit of 
Sallen and Key (Sallen and Key, 1955) as shown in Fig.(A-3).
Fig.(A-2) Analog filter block diagram
In this circuit the non-inverting op-amp circuit provides a constant 
relationship between V2 and Va, which is
V2 Rb^ = l +^ = K  (A -ll)
This circuit may be analyzed using Kirchoff s current law. At node ‘a ’ 
the sum  of currents directed out of the node m ust be zero, or
1 V2 V2
<1TV? + [K - 0)C2S = 0 (A' 12)
Similarly, the sum  of the currents out of node b is
¿ fV b  - § ) +  ClS(Vb - Va) + ¿-(Vb - Vi) = 0 (A-13)
Rearranging these equations gives
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, 1 1  1 V2 Vi(R! + R2 + ClS V̂b ■ R2 K = R j+ C1sV2 (A-14)
and
- ¿ v b + + C2s) = 0 (A-15)
E lim inating the voltage Vb and solving for the ratio V2/V i =H will 
produce
Hf _ Y s _____________________ K/R!R2CiC2_________________




Fig. (A-3) Sallen and Key Circuit
This transfer function in general has the form:
H(s) = Kaip2s2 +(co0/Q)s+co02 (A-17)
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w hich belongs to a low pass filter (Van V alkenburg, 1982). The 
objective is to find a design strategy to determine K and the other four 
circuit elements, given the design param eters cdq and Q.
To solve th is equation, K is set to be one, which implies tha t the non­
inverting op-amp circuit to be replaced by a voltage follower. The 
values of Ri & R2 can also be normalized to one, which make the 
circuit as shown in Fig.(A-4). Applying those values to Eq.(A-16), gives
I /C 1C2________ Kcoq2
=2+-?-o+ i s2+(a>o/Q)s+coo2s +q^ + i
a>o=l (A-18)
2Q
Fig.(A-4) Non-inverting biquad circuit with K=l.
which provides the two following conditions:
2 _ _ L






which become the design equations, as shown in Fig. (A-4).
To realize the fifth-order Butterworth lowpass filter specified by Q and 
coc , the circuit shown in figure A.4 is used. This circuit doesn't need 
any gain ad ju stm en t. Since the res is tan ces  and frequency are 
norm alized, the design should  be scaled. The cutoff frequency 
required for the analog filter is 706.5 rad /sec , so the frequency scale 
factor is Kf = 706.5.
Fig. (A-5) The overall circuit.
The value of Km=104 can be chosen which sets all the resistors to 
10KIT The capacitor values will be found by
Cnew = (A-2 1)
w here l/K fK m = 1.4154x10*7. The capacitor values are given in the 
table (A-l) and the overall circuit is shown in Fig. (A-5).
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Since none of the capacitors in Table(A-l) is standard, a combination 










1 141.5 nF - -
2Q - 175 nF 458 nF
1/2Q - 114.5 nF 43.7 nF
Gain (dB)
Fig.(A-6) Frequency response for the fifth-order 
lowpass Butterworth filter.
The frequency response of this filter is shown in Fig.(A-6). As it can be 
seen the lOdB attenuation  is somewhere near to 120-130 Hz which 
satisfies our assumption.










1 150 nF - -
2Q - 172 nF 470 nF
1/2Q - 115 nF 47 nF
A .3 DIGITAL FILTER 
A .3.1  In trod u ction
For technical reasons, instead of the signal x(t), usually  the equally  
spaced  sam ples  xn of the function x(t) are recorded. In th is process 
the sam ples are not recorded with infinite precision b u t rounded off 
(sometimes chopped off) to eomparitively few digits (in th is  case 12 
digits). This procedure is called quantizing  the samples.
A digital filter is used to remove noise from a digital signal. There are 
generally two kinds of digital filters, nonrecursive and recursive.
t
A .3 .2  N onrecursive and R ecursive D igital F ilters
Suppose th a t the sequence of num bers (xn) is a set of equally spaced 
m easurem ents of some quantity  x(t), where n  is an  integer and t  is a 
continuous variable. The variable t  norm ally rep resen ts time. The 
sim plest k inds of filters are nonrecursive filters; which are defined by 
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w here Ck’s are the constants of the filter, xn_k’s are the input data and 
yn’s are the output.
In practice, the ranges of sum m ation should be finite. It is common to 
assum e th a t the num ber of the non-zero coefficients Ck is m uch less 
th an  the num ber of xn. Hence,
N
Yn = ^CfcXn-k (A-2 3)
k=-N
The outpu t a t time n  (yn) can be dependent on the previous outputs in 
addition to inputs, ie. (Steams, 1975):
OO CO
Yn — y >.bkxn-k " ^3kYn-k (A-2 4)k=-oo k=-«>
where both  bk and ak are constants. Equation (A-24) is also used in 
practice as
N M
yn = X bkxn-k - ^atyn-k (A-2 5)
k=0 k = l
where some of the coefficients may be zero. This kind of filter is called 
recursive jitter.
As it can  be seen, a  recursive filter has more m em ory  th an  a non­
recursive filter: and a  nonrecursive filter can respond only to the 
values of Xm in the range of xn-x to xn+̂ .
Many recursive filters are used in real-time problems, this implies that 
the values of data  xm and output yn for subscripts m>n are not available 
w hen yn is being computed.
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Rew riting Eq.(A-25) and  assum in g  ao= l, will produce the filter 
transfer function:
N M
^t>kXn-k = ^Akyh-k J &0= 1 (A-2 6)
k=0 k=0







Let’s assum e ak=0 for k outside the Interval (0,M), bk=0 for k  outside 
(0,N), and m=n-k, the Eq.(A-27) will be
oo oo oo oo
£akz-k ^ymZ"m= X bkzj£ X XmZ'm (A-28)k=-oo m —-oo k=-oo m=-oo
A(z).Y(z) = B(z).X(z) (A-2 9)
This is transfer function for general linear digital filter.
For a  linear system  the ou tpu t frequency m ust be the sam e as the 
in p u t frequency (Hamming, 1989). An ordinary substitu tion  of the 
following can be made:
H(f) = A qAj
Ny b k e -21̂
k=0
M
1+ ^ake-2̂  
k = l
(A-30)
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N
^ b k e -2̂ ^
k=0 ^-  ; ao=l (A-31) -
¿ake-^Jfk
k=0
A ssum ing in p u t as an  im pulse, the Eq.(A-29) gives the im pulse 
response of the filter as




H(z) -----  ; ao=l (A-33)
¿ a kz-k
k=0
Eq.(A-31) and Eq.(A-33) are the same, although one is in frequency 
domain while the other is in Z-domain.
W hen the polynomial in the denom inator of Eq.(A-33) tends to zero, 
the  quo tien t can change rapidly, and w hich produces a narrow  
transition  band in the recursive filter.
A recursive digital filter, in m athem atical term s, is a linear difference 
equation with constant coefficients.
The inpu t term s, xn-k. is the forcing term  of the equation:
yn + ^lYn-l + ••• + ^mYn-m = /(n) = ^bkXn-k 
Hence, there is a m athem atical approach through the theory of linear 
difference equations w ith constan t coefficients to design a digital 
recursive filter.
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In  th is  project, to filter the digital da ta  produced by A/D a Digital 
Lowpass B utterw orth filter h as been used. The design of filter will be 
discussed in the following section.
A .3 .3  R ecursive B utterw orth  LPF
The rational Butterworth function of
H(f).H(-f) 1
l+fCDp/cOc)2^
can be used in the design of the filter.
The design features are the sam e as shown in Fig.(A-l). The design 
p aram eters  N and  coc can be obtained based  on th is  figure. The 
procedure is the sam e as the steps used to form analog Butterworth 
LPF (equations A -l to A-10). To find an  appropriate H(f), the following 
steps is followed. The poles of the above transfer function are
1 + [ ^ 2N = 0 (A-34)a t
00 .[ ]2N = -1 = e^+25,dkCOc
00[—] = &&1+1W/2S (k=0,l,....,2N -l)
The poles required in  the design are the ones located on the upper 
half-plane which are dearly  given by
k = 0 ,l,2 ..... ,N-1
If the  poles are selected one from each end, for values of k and N-k-1, 
we will have
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[— - ejgt1+2k)/2N][— - e-*ll2k+i)/2N] = [— ]2 - 2 jsin(rtf^ +1))[—] - 1
To derive the  Z-form, the  b ilinear transfo rm ation  m ay be used 
(Hamming, 1989),
H ence
r-( 1 /coc2) ( 1 -z)2+2sin{7i(2k+1 ) /  2N} ( 1 -z2) ( 1 /  coc)- ( 1 +z)2 , _
l (T S P -------------------------------- 1 (A' 36)
is th e  real quad ra tic  factor corresponding to the two complex, 
conjugate linear factors. There are, a t m ost N /2 of these factors, one 
for each k, 0<k<N/2.
This transform ation will translate the cutoff frequency of the filter to
G^tanf^coc/cos)
If N is odd, then  there will be one factor left:
[— - e^/2][— - j]C0c (0^
Using bilinear transform ation will produce:
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(l/CPc)(l-z) - (1+2) 
1+Z J
161
These factors are in the denom inator; th u s  inverting them  gives the 
p roduct
H(f) = n ____ (1+z2)____{quadratic factors)
with a  possible linear factor included. The construction of a  polynomial 
from its zeros leaves the m ultiplier of the whole polynomial arbitrary. 
Since a t f=0 the gain is desired to be unity, it will cause the drop of 
the m ultiplier of -1 in each quadratic factor and j in the linear factor 
w hen occurs in the reconstruction of the polynomial from its zeros.
M ultiplying the num era to r and the denom inator to find the 
coefficients of the individual powers of z will provide serious roundoff 
errors. Instead, one can simply pair off a  factor of degree 2 in the 
num erator w ith each quadratic factor in the denominator and a factor 
of degree one if there is a final linear factor in the denom inator 
(Hamming, 1989). In th is form the desired filter transfer function 
characteristic  H(f) as a cascade (product) of second order transfer 
functions will be obtained, (possibly with one first order)
Hc(z) = coc2[z2+2z+l]
z2[cQc2+2cQcsin{* ~^|f ~ )+11 " z[2-2cOc]+[cOc2-2cocs in {^ ^ }+ l]
(A-3 6)
where z = e2nif is the standard Z-transform.
A second-order recursive digital filter which has a form of Eq.(A-25)
yn = boXn + bixn-i + b2Xn-2 - aiyn-i - SL2Yn-2
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and Hie transfer function is
w m _ bp + biz-i+ b2Z-2 
HcUJ " 1 + aiz-i - a2z-2 (A-37)
The coefficients of the  transfer function can be identified with the 
coefficients of the  desired digital filter. It m u st be noted th a t the 
coefficients of z2 in the denom inator of the second form is 1, so in the 
first form each coefficient m ust be divided by the coefficient of z2 
before equating  the  corresponding coefficients of the  two forms. 
(Eq.(A-36) and Eq.(A-37)).
A .3 .4  D esign in g  T he D igita l B utterw orth  LPF
Recalling Fig. (A-1) and noting th a t a lowpass Butterworth filter with an 
a ttenuation  of 10% a t 12Hz and an  a ttenuation  of 99% a t 25Hz is 
required, the order of filter can be found as N=4.63 which will be 
roundoff to 5.
First, the zeros of
G>
1  + [— ]io = oCûc
are found as
[—] = e*d(i+2Wio COc
For k = 0 ,l,2 ,3 ,4  the  angle satisfies 0< <%, w hich is the
condition for the value to be in  the upper half-plane. The cases of k=0 
and 4 are paired to form the quadratic factor
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[— - e ^ /10][— - ei9*/10] = [— - e*J/10][— + e ^ / 10]G>c ©c ©C ©C
© _ CO= (—)2 - (—He^'/10 - e-7̂ /10] - 1©c ©c
© „ co= (—)2 - 2j(—)s in©c ©c
K
10 - 1
Since S U I­ TE10 = 0.31 then
= (—)2 - j0.62(—) - 1
©C ©c
The rem aining, im paired factors are for k=l& 3 and k=2;
© © © co[---- .  e 3irj/10][— .  e 7:g/10] = [------- e3ig710][—  +  e -3ig/10]©c ©c ©c ©c




cot eig/2 = — - j COc
Converting these factors from © to z, using bilinear transform ation
. 1-z© = 11—J 1+z
(dropping the m ultiply factor of -1 and j in the first order function) 
gives
H ,z)=_______________ a c2 (z2 +2z+l)_______________
z^(©c^+0.62©c+l) - 2z(©c'l)+(©c^"0.62©cS+l)
________________©c2(z2-t-2z+l)________________
z2(©c2+ 1.618©c+1) - 2z(©c-l)+(©c2-1.618©cs+ l)
©c(z+l)
z(©c+l) - (© c 'D
which is the product of two second-order and a first-order parts.
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Solving th is  equation  and  equating  it w ith (using f c/ f s = 0.1 so 
coc=0.1584),
. .  _ bpz5 + biz4 + b2z3 + b3Z2 + b4Z + b5 
1 -  aoz5 + aiz4 + a2Z3 + a3Z2 + a^z + a5
(transfer function of a 5 th-order filter) the filter coefficients will be 
derived as:
bo=5.9801xlO-5 , b i=0.299xl0-3 , b2=0.598xl0-3 , b3=0.598xl0-3 
b4=0.299xl0-3 , b 5=5.9801xl0-5 ,
a0= l , ai=-3.984 , a2=6.4325 , a3=-5.2515 , a4=2.164 , a 5=-0.3597.
Using MATLAB These coefficients for a  5th-order lowpass butterw oth 
filter were found to be
bo=5.98xlO-3 , b i=0.299xl0-3 , b2=0.598xl0-3 , b3=0.598xl0-3 
b4=0.299x10-3 . b 5=5.98xl0-5 ,
ao=l , ai=-3.9845 , a2=6.4349 , a^ -5 .2 5 3 6  , ai=2.1651 , a5=-0.3599.
The sm all difference betw een these  two groups m u st be due to 
rounding-off errors.
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APPENDIX B
ARCHITECTURE AND FUNCTION OF  
THE INTERFACE BOARD
B .l  OVERVIEW
The m ajor function of the interface PCB is to perform the conversion 
of analog signals to digital and vice versa. This board is placed between 
the gripper un it and the 1/O channel of the VME system.
On the I/O  channel side the PCB receives twelve address bits AO-All, 
eight d a ta  bits D0-D7, a write signal WT, a strobe signal STB, and a 
clock signal CLK. On the gripper side it receives seven alarm  sta tu s 
signals ALST1-ALST7, two optical encoder signals ENC1 and ENC2, 
and an analog voltage signal AIN. Data is sent via 8 data lines D0-D7 to 
the I/O  channel along with a transfer acknowledge signal XACK. A 
signal controlling the gripper AOP goes to the gripper connector.
For the entire system to function, there m ust be a  communication link 
between the I/O  channel and the gripper to enable the reading and 
writing of data. The I/O  channel and interface board have a m aster­
slave relationship, where the interface provides and accepts data only 
when the I/O  channel initiates the cycle. Once a read or write cycle is 
initiated by the I/O  channel, data  transfer takes place based on the 
h a n d sh a k e  in terface  techn ique. The I/O  chann e l in itia tes  the 
com m unication by driving STB low w hereupon the interface board 
reac ts  by checking if a read or a write cycle is being initiated.
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Depending on the cycle, the interface board will either accept or 
provide data  and will indicate completion by driving XACK low. The 
I/O  channel responds again by driving STB high which causes the 
interface board to release the XACK line (see Fig.(B-l)).
I/O STB(L)




Fig.(B-l) Block diagram of handshake interface technique
i) Read cycle:
In th is cycle the VME target board requests data about the 
gripper. The interface board will respond by providing data 
ab ou t position and arm atu re  cu rren t levels to the I/O  
channel (see Fig.(B-2)).
ii) Write cycle:
In th is  cycle the target board indicates through the I/O  
channel th a t it has some controlling data  and address to 
load into the interface board. The interface board accepts 
the d a ta  w hich will become an analog signal eventually 
driving the servo-motor of the gripper after amplification 
(see Fig.(B-3)).
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1 /O CHANNEL INTERFACE BOARD
Initiation
1) Place address on channel and 
drive WT line high
2) Drive STB line low
T
Respond
1) Wait for STB low
2) Read address
3) Detect WT high
4) If location addressed
a) place data on channel
b) drive XACK line low
i--------------------------Wait for Transfer Acknowledge
1) Wait for XACK low 
2} Receive data
3) Drive STB line high
}
Term inate T ransfer Acknowledge
1) Wait for STB high
2) Turn off data drives
3) Release XACK line
iTerm inate Cycle
1) Wait for XACK high
2) Initiate next cycle
Fig.(B-2) Handshake procedure fo r read cycle
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1 /O CHANNEL INTERFACE BOARD
Initiation
>1) Place address and data on channel 
and  drive WT line high
2) Drive STB line low
 ̂ i
Respond
1) Wait for STB low
2) Read address
3) Detect WT low
4) If location addressed
a) take data
b) drive XACK line low
IWait for Transfer Acknowledge
1) Wait for XACK low
2) Drive STB line high
]
Terminate Transfer Acknowledge
1) Wait for STB high
2) Release XACK line
i ^Term inate Cycle
1) Wait for XACK high
2) Initiate next cycle
Fig.(B-3) Handshake procedure for w rite  cycle
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B .2  INTERFACE BOARD ARCHITECTURE
The twelve address lines from the I/O  channel first en ter the two 
74LS373 T ransp aren t Latches. As s ta ted  before, a  cycle can only 
commence once STB has been driven low, th u s  the address bits can 
only be latched through when the two transparen t latches are enabled 
by STB(L) asserted. Lines AO to A3 are later decoded to various signals 
by the  74LS138 3:8 Decoder. Lines A4 to A l l  go to the 74LS682 
Com parator, w hich com pares them  with the b it pa tte rn  created on 
the  8-position  dip-sw itch. If the  8 b its are equivalent DAS(L) is 
asserted  which in  tu rn  enables the 3:8 decoder (together w ith the 
asserted STB(L) signal). The DAS(L) signal also enters a  suitable delay 
and becomes the XACK signal. As stated earlier, the asserted XACK(L) 
signal is fed to the I/O  channel, whereupon the I/O  channel reacts by 
de-asserting STB(L) resulting in  the disabling of the two transparen t 
latches. XACKfL) as a  resu lt is driven high th u s  completing the cycle. 
The 74LS14 double inverts the  WT, STB, and  CLK signals and 
performs a  buffer function (Fig.(B-4)).
Table(B-l)
A3 A2 A1 Signal Name D escription
0 0 0 CSDD(L) Chip select Direction Discriminator
0 0 1 RST(L) Reset for Direction Discriminator
0 1 0 DAHB(L) Digital/Analog high byte
O i l DALB(L) Digital/Analog low byte
1 0  0 CSST(L) Chip select sta tu s
1 0  1 CEAD(L) Chip enable Analog/Digital
1 1 0 - -
1 1 1 - -
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The 74LS138 3:8 decoder decodes the address lines A1-A3 to the 
signals shown in Table(B-l).





B.2.2 The THCT-2000 D irection D iscrim inator
The optical encoder provides two signals ENC1 and ENC2 consisting 
of square pulse trains. The direction of the servo-motor shaft dictates 
w hich pulse  is leading. The THCT-2000 consists of m easurem ent 
logic, control logic, a 16-bit up/dow n counter and output register.
WT(L)
Fig.(B-5) Direction Discriminator
The ENC1 and ENC2 signals are first tuned for compatibility with the 
LM324 operational amplifier, and then  enter pins A(20) and B(21) of 
THCT-2000. The m easurem ent logic inside the chip then  creates 
signals for 16-bit up /dow n counter. Since pins MO, M l, and M2 have 
logic levels 101 respectively, they determine th a t quadruple counting 
takes place (For more information on this chip, see data sheets a t the 
end of this appendix). Since the counter is 16-bit, and the I/O  channel 
has an  8-bit data bus, the read cycle m ust be performed in two stages. 
The signal CSDD(L) selects the chip and appropriate WT determines
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the read cycle. The first byte (8 MSB) of the 16-bit up /dow n counter 
is loaded onto the d a ta  bus when WT is logic *1' and AO is logic ‘O’. 
The next byte is loaded w hen both  AO and WT are logic ‘1’. An 
asserted  RST(L) signal resets the chip for new data. By reading the 16 
b its of d a ta  the target board determ ines the position and direction of 
the gripper fingers (see Fig.(B-5)).
The THCT-2000 requires a  clock inpu t less th an  4MHz. To provide 
this, The CLK output of I/O  channel has been divided by 4 (see Fig.(B- 
D ).
B .2 .3  T he A D 567 D igita l to  A nalog C onverter
The AD567 is a 12-bit digital to analog converter, and has been used 
to convert the twelve b its of digital data  from the I/O  channel to a 
single 20v span  analog signal. The chip is selected a t pin 10. Here, an 
AND gate takes the signals DALB(L) and DAHB(L) and selects the chip 
when either is asserted. Since the data bus from the I/O  channel is 8- 
bit, two write cycle are required to write the data  into D/A converter. 
W hen both  WT(L) and DAHB(L) are asserted, the D/A converter reads 
the 8MSB from the data  bus. The remaining four bits of the twelve are 
read in  the second cycle when WT(L) and DALB(L) are asserted. Note 
th a t the last 4-bits are in the upper half of the second byte. The analog 
signal th u s  created is la ter amplified to enable the target board to 
control the  gripper m ovem ent (using a cu rren t amplifier and a PI 
controller). See Fig.((B-6)).
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B.2.4 The AD574 Analog to  Digital Converter
The AD574 is a 12-bit analog to digital converter, and has been used 
to convert an  analog signal from the gripper into appropriate digital 
data for the target board. The analog signal from the gripper is a
Fig.(B-6) D/A converter
voltage span  created from the varying arm ature current levels in the 
servo-motor of the gripper. The various levels can then  be converted 
to different b it-patterns, so th a t the target board is able to monitor the 
curren t surges created by counterforces on the gripper fingers.
The chip is enabled w hen signal CEAD(L) is asserted  and the 
conversion process is dictated by the WT signal. The first byte of data 
is written onto the bus when AO is at logic ‘O’. The next four bits are
WT _^








Fig.(B-7) A /D  Conversion
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w ritten onto the bus when AO is at logic ‘1’ (see Fig.(B-7)).
B.2.5 The S tatus Chip
This chip is a 74LS244 Octal Buffer which is selected when CSST(L) is 
asserted . The BUSY signal ind icates th a t  the AD574 is still 
performing analog to digital conversion, while the other seven signals 
come from outside the interface board and could be alarm  sta tu s  








ALST1■■ 2 » 3
1 4




B.2.6 The Bus Transceiver
The 74LS245 Octal Bus Transceiver controls the transfer of data 
between the I/O  channel and gripper. The state of WT determines the 
direction of data transfer, ie. in a write cycle from I/O  channel to 
gripper, and vice versa for the read cycle. When STB(L) is asserted the 
transceiver is enabled allowing data transfer.
B.2.7 In terface Board Tim ing R equirem ents
It is essential th a t the propagation delays of each component in the 
circuit be checked to see th a t data transfer and signal level timing
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agree w ith the MVME104 timing diagram requirem ents.
Regardless of w hether a read or write cycle is being performed, the 
tim ing from the  I/O  channel to the o u tp u t of the C om parator 
(74LS682) and Decoder (74LS138) will be the same. The STB signal 
initiates a cycle by first undergoing a double schm itt trigger inversion 
(74LS14) which takes 44ns (22ns for each schm itt trigger). The two 
D-type tran sp a ren t Latches (74LS373) are then  enabled by the STB 
signal. Since the maximum propagation delay of the 74LS373 is 30ns, 
the m axim um  time between STB going low and DAS going low is:
44 +30+25=99ns
The m axim um  propagation delay of the 3:8 decoder is 39ns. Thus, the 
m axim um  time for the assertion of signals CSSD(L), RST(L), DAHB(L), 
DALB(L), CSST(L) and CEAD(L) from the in stan t STB goes low is:
99+39=138ns
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The tim ing from th is  poin t onw ards is dependent upon w hether a
read  or write cycle is initiated. In the read  cycle, the I/O  channel >
req u ires  d a ta  to be read  from the THCT-2000 direction w ith a 
m axim um  propagation delay of 140ns, and the AD574 analog to digital 
converter. The VME system  tim ing diagram  indicates th a t the time 
delay between XACK and STB going low should lie between 50ns and 
2 |is. The conversion tim e for the AD574 would exceed th is  limit, 
since it is 35fis. However, the purpose of the XACK signal is to 
indicate th a t the appropriate signals have reached, and processes in 
the appropriate chips have been indicated. It takes 200ns to initiate 
the analog to digital conversion in AD574, and when the conversion 
does com m ence the  BUSY signal is sen t from the AD574 to the 
74LS245 s ta tu s  chip. Together, with ALST (alarm status) signals, the 
BUSY signal will be sent down the data bus, until the A/D conversion is 
completed and  is ready for transfer. In the write cycle, the AD567 
digital to analog converter is used and has a m aximum propagation 
delay of 200ns. Thus, the m axim um  total time for the chips to be 
achieved is:
138+200=338ns
This m eans th a t  the  difference between XACK and STB going low 
should be a t least 338ns.
The delay circuitry  shown in Fig. (B-10) was designed to have a time 
constan t of:
t=RC=330D x lnF=330ns




Thus, XACK reaches the I/O  channel in:
99+ 330+ 100=529ns
after the STB signal was issued. It can be seen th a t the time delay is 
within the required limits specified by the data sheet, ie. 50ns<t<2fis.
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Tercas In stru m en ts reserv es th e  rig h t 
to  m ake ch an ges a t an y  tim e, in  o rd e r  
to  im p ro ve th e d esign , an d  su p p ly  
th e b est p ro d u ct p ossib le.
INCREMENTAL ENCODER INTERFACE
eatures Dual-in-Line Pin-Out
IN TER PA C ES mechanisms 
to data bus
d i r e c t i o n  D ISCR IM I­
N A T O R  identifies and 
measures forward or back­
ward rotation, o r direction
PU LSE-W ID TH  '
measurement
FR EQ U EN C Y ’ 
M EASUREM EN T
E A SC A D A B LE I 6 E I T  
CO U N TER
[T L  C O M PA T IB LE
kBIT PA R A LLEL 3-ST A T EUS
C S Ç fcjVCC
r51~^ p o ?
DOM ^  DOWN
01 Q* 21] VŸ1
02 B TT} RESET






od'-wcv/ Hr* ^ M 2
o h r y  ya J6 [ READY
g n d S ¡EU tfLM.0
IDMPLE W R IT E  A N D  
£ A D  P R O C E D U R E
iSCBUPTION
T e T K C T 2 0 0 0  IN C R E M E N T A L  E N C O D E R  IN TER- 
3E  can determine the direction and displacement ora mechan- 
device based on two input signals co m  transducers in quadra­
; In addition, it can measure a pulse width, using a known d ock  
, ora frequency over a known dme interval. It includes a 16-bic 
titer 'which may be used separately, rh e  THCT2COO may be 
3dcd to provide accuracy greater than 16-bior, and is designed 
ise in many types o f  microprocessor-based systems.
APPLICATIONS
T h e T H C T 2 0 0 0  enables mechanical devices to be interfaced 
with m icroprocessors.Icm ay be used in many diverse applications, 
including robotics, cracker bails (o r  mouse), lames or tooling 
machines, automobiles, conveyor belts and transport mecha­
nisms.
ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE
Panm erer M in M ax Unit
Supply Voltage, V c c 7 V
All Input Voltages 6 V
Opera ring Free-air Tem perature 0 7 0 °C
Range
Storage Tem perature Range - 6 5 150 ° c
ARCH TTECTURE
There are four major functional blocks in che T H C T 2 0 0 0 , as 
shown in Figure 1. T h e  measurement and mode coniroi logic 
generates up o r down count pulses (II  and 12) from the quadra­
ture signals U a l  an d U a2 , the clod :In p u p  and the mode controls 
(MO, M 1 and M 2 ). T h e  control logic provides com m on micro­
processor interace signals. T h e output register latches the value of  
the counter; and the output multiplexer allows the processor to 
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o per atio n  .
T he eighc modes of operation o f the T H C T 2 0 0 0  are summarized in Table 1.
Mode M 2 M l MO Mode Description
C o l t e r
0 0 0 0 16-bit up/dow n counter (inhibits direction discriminator)
D ir e c t io n  D i?g rim in atQ r
1 0 0 1 Single counc pulse synchronous with U a l  rising in forward direction and U a l  falling 
in backward direction.
2 0 l -0 Single count pulse synchronous with U&2 rising in forward direction and U a 2  falling 
in backward direction.
. 3 0 i 1 Double count pulse synchronous with U a l  rising and falling.
A 1 0 0 Double count pulse synchronous with U a 2  rising and rilling.
5 1 0 1 Quadruple count pulse synchronous with all edges.
P u ls e  w id th  M e a s u re m e n t
6 1 1 0 U a l  is gate signal
U a2  is high for up counting and low for down counting.
C ou n t is synchronous with rising ciock.
_________________ _ _ ____________________________________i
F r e o u e n c v  M e a s u re m e n t
7 1 l 1 U a l Is frequency signal to be measured 
U a2 is gate signal of known rime interval. 
C ounc is synchronous with rising edge of U a l
Table 1
>iwu c .  Cc ao-toIX UP/DC»»T> COLD' UR' £ODD
In cris mode h e  T H C T 2 0 0 0  may be used as a fast 16 bit u p/ 
Iowa counter with cascade capability. This is operated using 
he UP and D O W N  inputs. Taking UP and D O W N  low at the 
ame dme is prohibited.
Tr.e s races o f the outputs o f  thecounrers are transferred to a 16" 
it latch. The contents efthis 16-bit latch are multiplexed on an 8-  
ic parallel data bus (DO . . .  D 7) to interface to  microprocessors 
ringRD and C S .
AO i$ ¿ e  control input for the multiplexer. A  high level at this 
put transfers the least significant byte to ¿ .e  data outputs; and a 
w level transfers the m ost significant byte.
To load the up/dow n counter, the \VR, D S , and AO ¿.puts are 
cdT hc load operation always should start with the L S 3  going 
i to ¿.e  M SB in the correct sequence. T h e counter is cleared
ing the R E SE T  signaL ______
Cascading to n bits is possible using the inputs U ? , D O W hl 
i the outputs B O R R O W , C A R R Y  and K L I/K L O .
TJU I .-_~£T_Y2 ire both stored in the first c t  a pair o.f c c r« rr ' re ve 
D-type flip-flops on h e  d ock  falling edge, and transferred to the* 
next on the d o ck  rising edge. By comparing the states of ¿ .e  four 
dip-flops and checking h e  mode inputs, the up or down counc 
pulses are generated at the rising edge o f  C U C ; see Figures 2 and 3.
M O D ES 1 to 5  define which edge o f the quadrature signals will 
ce  counted in accordance with Table l. ’
T h e d ock  frequency should be a t least four rimes grepter than 
h e  frequencies o f  the quadrature signals; this will eliminate pro­
blems resulting from riming jitter in che transducer signals ana will 
allow the quadruple counting mode to be used. The frequency o f  
che quadrature signals, U a l  and U a l  may be calculated from h e  
relationship:
shaft speedF — ------------ ------:----
resolurioa o f transducer
d i r e c t i o n  d i s c r i m i n a t o r  u p  c l o c k
O D ES 1 -5 : D I R E C T I O N  D I S C R I M I N A T O R  
DDES
’he quadrature signals U a l  and U a2, identify forward or back- 
d directions. IfU a l leads U a2, h e  forward direction is indend­
'd and h e  counter will counc up; if U a l  lags U a2, h e  reverse 
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^ Figure 2: Pulse -  Direction Discriminator
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DIRECTION DISCRIMINATOR DOWN CLOCKcu: uiJijTJTjnjajnjarLnLj^^
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F ig u re  Si P u lse  dia gra m  « D ir e c t i o n D i s c r im in a t o r
MODE a PULSE WIDTH MEASUREMENT MODE
In mis mode, U a l  acts as a gate, and is the pulse width to be 
measured. Synchronised with che d ock  edge after a low to high 
transition of U a l, counting begins ac the input d o ck  frequency. 
Sinai ary, synchronised with the d ock  edge after a high to low can -  
sitien o fU a l, counting is disabled; the value in m e counteris loa­
ded into me output register; KLI/tCLO is puiled low; and men. m e  
counter dears. See figure 4. If U a2  is held high, the counter will 
count up, and if U a2 is held low, che counter will count down.
The counter can be prdoaded by activating C S , W  ti and AO; 
this must be done while U a l  is low .The output register should be 
read by activating C ti, RD, and AO after U al has tillen and before 
the next preload cakes place.
TheK LI/K LQ  signal may be used as an interrup c to indicate to  
the processor when the output register nas been loaded. In bom  
the pulse width and frequency mooes, che output rcgtiter wdl n ot 
be loaded via C S andKD, but by the railing ed geofU al, or by pud- 
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In the pulse width mode, the minimum time chat can 
be measured is;
Tmin -  2 (T o) (Accuracy Is +  or -  T o )
MODE 7: FREQUENCY MEASUREMENT 
MODE
In M ode 7, U a l  is the signal o f unknown frequency to be mea­
sured; Uz2 is a gare signai ofkrvown width. A  low to high transition 
of U a 2  enables counting ac the frequency of U a L  W h en  the gate 
(U a2) falls, counting is disabled, die value of the councer is loaded 
into the output register, K L I/K L O  is pulled low, and then the 
councer is cleared See Figure 5 . T h e  data in me output register 
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RESET OPERATION
A  reset is initiated by pulling the R S tiE T  pin low. i ru's will clear 
che counter to :tro , reset the D flip-flops at the inputs o f the quad­
rature signals (U a i and U a l ) ,  and clear che larches that inhibit 
che load register pulse, i o avoid a spuncus count arrer a reset, me 
U a l and U a2  inputs should be held co che values indicated in 
Table 2 during and just after the reset pulse.






T h e  1 5  TX>TT n  pins c f  ail cascaded THCTZOCO’s should be 
tied together, so chat all o f the devices load their registers ac the 
same time: W hen the 'm aster generates a pulse for ocher 
XHCT20C'Js, K L O /K L I on th e ’master’ works as an output, and 
rCLl/KLO on the ’slaves’ work as inputs. The C A R R Y  output of 
one device should be tied to  the U ?  input of the next device in the 
cascade; similary, BORROW * should be connected to D O W N . 
Sc« 'System Application’.
FIN DESCRIPTION
Pin name Pin number I /O Description
CS 1 Input
Chip Select. A  low lev-el ac this input enables this device.
RD 2 Input
Read. ’W hen this an d 5 3  are active (low), the data from  the output register 
will be present on  the data bus.
Pin name Pin number I/O Description
DM37 3,4 , 5, 6, 
8, 9 ,1 0 ,1 1
Input/'
Output
Data Bus Bufien 8-bic Bi-directional buffer with tri-state outputs connected to 
the microprocessor system.
IÜRRÖW 12 Output Counter underdow signal
E äFE y 13 Output Counter overdow signal
15 Input''
Output
Cascade load input''cascade load output Open collector output requiring 
always an external pull-up resistor.
16 • Output When active (low) indicates to the processor that it may complete is  read or 
write operation. Ready Ming edge is synchronous with dock. Open collector 
ouepur, requiring external pull-up resistor only if output is used.
2, Ml, MO 17, 18, 19 Input Mode select inputs (see Table 1)
Hal. Ua2 20, 21 Input Measuring input signals
CLIC 22 Input Clock. Used for inremal synchronisation and control timing. 
Must be applied in all modes.
AO 23 Input 3yte select, A high level selects the lease significant byte. A low level selects 
the most significant byte.
RESET 24 Input Device reset. When active (low), the control logic is reset to a known suite 
and the counter is cleared-
WE 25 Input Write enable. When this and CS are active (low), the data chat is on the 
data bus is loaded into the counter.
3 0 « M 26 Input Cascade incut for counting down •
i
Ü? -7*7 Input • Cascade input for counting up
Vcc 23
51
Power supply voltage +/— 10%
GND 7,14 Ground • -
AD OPERATION
'hen in MODES 0 to 5 the contents of the counter can be 
at anv rime by pulling C3 and RD low. The most significant 
may be selected by setting AO low, and the least significant 
raay be read by setting AO high. This will cause a load output 
ter cuise ro be generated andKLI/^KLO will go low during the 
low dock pulse. R£a DY will also go low as the clock goes 
and will scy low until CS and/or RD go high- The load out' 
Ulster pulse stores the current value of the counter in a 16-b:c 
register and AO d-irects the proper byte through a multiplexer 
e outputs. and RD also enable the 3-state outputs. See eo.
*  output register will be loaded immediately if rCLI/lCLQ is 
i  lew. Every time C3 and RD go low following KLi/KLd 
low, and until a RESET occurs, the load output register is 
*ed: thus the value stored in the register can be read.
* *  are three situations when the load output register pulse 
«inhibited.
ter a reset has occurred, the first rime^S andRD go lowthe •  ̂
ue of AO wadset a latch wichin the device. From chat rime ~ 
el the next reset, AO must be due same value in order to aig- „ 
the load output register pulse during a read operation.If AO *
is the opposite of the value stored in the latch, die load pulse 
•will be inhibited: and a pulse will not be generated unrii a new 
read cycle is initiated with AO properly applied. Holding AO at 
die inhibiting value will also keep KU/KLO from loading the 
output register. Thus, the high ana low bytes should always be 
read in the same croer. This is to control unw&nrefl loaa output 
register pulses in a cascaded operation.
2) Every time <!3 and RD go low ajx«KU/'KLO has been pulled 
low externally, and unoi a reset occurs, the load output register 
pidse inhibited to allow the data loaded curing cne KL2/ 
KLO pulse to be read.
3) y h - lead output register pulse via CS and RD will b e disabled 
during the pulse width and frequency measurement modes.
WRITE OPERATION
A number may be preloaded into the counter by pulling^ and 
W?E iOW while using AO to direct the value on the data bus to the 
selected byte of thecounter. This will cause READ V to go low on 
the next falling clock edge, and remain low until CS and W S go 
high. See Figure 7.
t
THCT2000 , i<m 'r ito in? A tt>
ELECTRICAL CHARACTERISTICS OVER R E ^ M > iE ^ H D  O F ^ ™ y FREE-AIR 
TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)
SYMBOL DESCRIPTION TEST CONDITIONS
MIN TYP MAX
V re SUPPLY VOLTAGE
4 5 5 5 5
Vjh HIGH LEVEL INPUT VOLTAGE V cc ““ 4 .5 -5 5  V at all temps 2 V cc V
Vn LOW LEVEL INPUT VOLTAGE Vc c  — 4 5  - 5 5  V  at all temps
0.0 0.8 V
Vk INPUT CLAMP VOLTAGE V cc -  MAX, Ik  ““ -20mA@  all temps
-0.1 -0.9 - 1 5 V
VoH HIGH LEVEL VOLTAGE
V c c  — MIN»
V iL-O V ,
Vih — V cc
¡OH — -20jOA 
from V cc dl temps
Vcc
-0.1 V
Iqh — “4mA 25*C 5.36 45 V
!
Içjh — -4mA @  Temp 3.76 4.1 V
Vql LOW LEVEL OUTPUT VOLTAGE
Vc c  -  MIN
Vn. — 0V
Vih — v c c
Iql “* -OuA ail temps 10 100
mV
----- —!
Iql 4mA 25®C ISO 520
ÎCL”  4mA 
0/70*0 -40/85*0 210 400
Ioz^i STATE (HIGH IMPEDANCE STATE) 
OUTPUT CURRENT D 0 -D 7 f
V c c  “  MAX 
Wqz -V Cc  MAX 
V n .-O V  
V ih ““V c c
25 °C 10 ±600 nA i
@ Temp 0.1 ±6.0 M
lCF? OPEN DRAIN LEAKAGE CURRENT
V cc — MAX 
Vq — 0 V -  V cc 
Vil — O V -V cc
2 5 * 0 10 1 ±500 nA
@  Temp 0.10 =100 M  ¡
Ii INPUT LEAKAGE CURRENT 
(except D 0-D 7)
V c c  “  MAX 
Vi — 0 V -  Vc c
25 °C 10 ±100 nA
@  Temp 0.05 } 1.0 1 M
Ice SUPPLY CURRENT
V c c - M A X  
D 0D 7 INPUT MODE 
OUTPUTS OPEN
Scand by 0 5 - 100
AVG ®  3MHt mA
r All erpicai values are at V c c  "* ^V, Ta*-  I5°C  . ,
• I02 on bidirectional pins includes input leakage tur input buffers as well as high impedance l« « e e  wJtrsu.
THCT2000 .













CLOCK Cyde time, duty 50%
Pulse width low CLOCK
Puis« width, RESET input low
Maximum frequency, "ÖP or DOWR, input duty 50%
Pulse width, UP or DO WN input low 
Pulse width, KL1/KLÒ input low
Pulse width, RD input low (MODE — 6 &. 7) 
« 1 _'JA & rt :mhp Inur AXODS •" 0 CO 5)
Time between two read cycles (LSB and MSB)
Pulse width, WE input low
Time beecwcen two read cycles (L5B andMSB>

























tfMTSG REQUIREM ENTS O V ER  RECOM M ENDED OPERATING CONDmONS
MBOL
;s
o^ / Jv iE TE R MIN TYP MAX UNITS
Set up amc,"CS a n d ®  low bdbrc CLK falling edge 30 ns
i Set tip rime, AO prior to W E and CS low
10 ns
jn
Set up rime, U P or DOWN rising edge before CUC falling edge 40 ns
iB Sec up dme, U al or Ua2 prior to CLK falling edge
35 ns
)A
Set up rime; DATA prior to t WE . csd ns
.3 • ^Sec up rime, Ua2 stable before CLK falling edge
35 ns
.C Sec up rime, U al or Ua2 rising edge before CLK falling edge 35
1 ns
.a
Sec up rime, AO scablcJ:efbre CS and RD low after reset 10 ns
c Sec up rime, U al or Ua2 filling edge 35
ns
Sec up rime, RESET high prior to CLK falling edge 25 ns
C Sec up a n e  UP or DOWN rising edge prior to KLI/XLO (input) 
falling edge
SO ns
)Vi Hold rime, Da TA  after t WE 10 ns
}P Pulse width, Ual input mgn (MODE ™ o) min. 2 x tc i ns
3? Pulse width, Ua2 input high (MODE — 7) .
1
min. 2 x tc i ns
? Pulse width. U al input low (MODE ““ min. 2 x uzi ns
•F Puke width, Ua2 input low (MODE “  7)
1
-nin. 1 x cc : j ns
Address hold rime after W E or CS nigh 10 ii___________ 1
0ns
B- Ual or Ua2 hold rime after CLK filling edge
20 ! ns «
A D0-D7 hold rime after AO change
15 ii ns
C Ual high hold rime after CLK falling edge
20 ns
z Ua2 hold rime after CLK falling edge 20 it ' ns
_  THCT2000
** SWITCHING CHARACTERISTICS, Vcc — MIN ALL TEMPERATURES FREQ -  1 MHs
RL *  lK£2 CL — 55pf (50p£ bidirectional pins)
BOL PARAMETER
TEST CONDITIONS 
See appendix A  (Test pattern)
MIN | TYP* MAX
— "l
UNITS
—— “Accès* unie; ®  and CLK co data output 
■valid (MODE — 0 co 5)
FROM CLK 1 mode 1 
DATA > rD  TO  >01
ICO 155 ns
Access time. RD to data ouepue valid 
MCDB — 0-5 2nd byre,
MODg — 6-7 both bytes
FROM AO 1 mode l 
DATA >A A  — > 55 
FROM RD r mode 6 
DATA >FF — > 00  
> 0 0  — >FF
40 . 60 ns
Propagation d e la y ® . W E  orÜ 5 inactive 
foREAD?
FROM C S ‘ 20 40 ns
?ropagàtion delay CLK ; to READY low
s
' * 40 60 RS
THCT2000
SWITCHING ŒA^ACITRISTIICS, Vee — MIN ALL TEMPERATURES FREQ — 1 MHz • 
RL — 1KÆ CL — 35p£ (50pf bidirectional pins)
PA R A M ET ER
T E S T  C O N D IT IO N S  
See appendix A  (Test pattern)
M IN T Y P * M A X U N T IE
CDUC Propagation delay UP or D O W N  rising edge 
to C A R R Y  or BORROW^ rising edge
F R O M  U P *  T O  C A R R Y * 70 120 ns
q^cc - Propagation delay C L K  rising edge to  
C A R R Y  or B O R R O W  rising edge
F R O M  C L K  t T O  B O R R O W  t 
F R O M  C L K  i T O  C A R R Y  î
120 2 0 5 n$
toco Propagation delay C L K  falling edge to  
K LI/K LO  falling edge
80 120 ns
qxB ■ Propagation delay C L K  rising edge to  
C A R R Y  or B O R R O W  rising edge
F R O M  C L K  t T O  C A R R Y  t 90 160 ns
TED Enable am e RD and C S  low to D 0-D 7 F R O M  R D I D A T A  >Z Z  —> A A
4 0 Ó0 ns
ri£'CO K LI/K LO  low output pulse width kz ns
fcx'ca C A R R Y  or B O R R O W  low output 
pulse width
•v/UD ns
wc c C A R R Y  or B O R R O W  low output 
pulse width
ns
*KDR Release rime, D A i A  after RD,
FR O M  CSî D A TA  >01 -  >ZZ 0 25 j 45 1ns j
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Figure 6
Notes: 0  Either or both may go high
<2> State generating output latch load  pulse 
<S> Scare noc generating output larch load impulse 
0  A s an output
© As an input ^
®  W hichever is later 
0  W hichever is earlier 
0  First byte (high o r low)
®  Second byte (opposite to first byte)
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N otes: CD Either o r both may go high
0  Seite generating output latch load pulse 
®  S tare n ot generating output latch load pulse 
©  As an output 
3D A s an input
CD W hichever is later 
0  Whichever is earlier 
CD First byte (high or low)
©  Second byte (opposite co first byte)
3) 3  should not change while clock is low
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Complete 12-Bit A/D Converter with Reference 
and Clock
8- and 16-8it Microprocessor Bus Interface 
Guaranteed Linearity Over Temperature 
0 to + 70°C -  AD574AJ, K, L 
-  55°C to + 125°C -  AD574AS, T, U 
No Missing Codes Over Temperature 
35p.s Maximum Conversion Time 
Buried Zener Reference for Long-Term Stability 
and Low Gain T.C. 10ppm/°C max AD574AL 
12.5ppm/°C max AD574AU 
Ceramic DIP, Plastic DIP or PLCC Package
AD574A BLOCK DIAGRAM AND PIN CONFIGURATION

















-12 /-15V  SUPPLY 
Vft
S V O LA R  OFFSET 
SIPO FF
PRODUCT DESCRIPTIONThe AD574A is a complete 12-bit successive-approximation anaiog-co-digitai convener with 3-state output buffer circuitry for direct interface to an 8- or 16-oit microprocessor bus. A high-precision voltage reference and dock are included on-chip, and the circuit guarantees full-rated performance without external circuitry or clock signals.
The AD574A design is implemented using Analog Devices’ Bipolar/I2L process, and integrates ail analog and digital functions on one chip. Offset, linearity and scaling errors are minimized by active laser-trimming of thia-film resistors at the wafer stage. The voluge reference uses an implanted buried Zener for low noise and low drift. On the digital side, I2L logic is used for the successive-approximation register, control circuitry and 3-state output buffers.
The AD574A is available in sue different grades. The AD574AJ, K, and L grades are specified for operation over the 0 to -*• 70°C temperature range. The AD574AS, T, and U arc specified for the -  55°C to * 125°C range. All grades are available in a 28-ptn hermeticaliv-sealed ceramic DIP. The J, K, and L grades are also available in a 28-pm plastic DIP and PLCC.
The S, T, and U grades are available with optional processing to MIL-STD-883C Class B. The Analog Devices’ Military Products Databook should be consulted for details on /883B testing of the AD574A.
20V SFAN INFUT 
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PRODUCT HIGHLIGHTS1. The AD574A interfaces to most 8- or 16-bit microprocessors. Multipie-mode three-state output buffers connect directly to the data bus while the read and convert commands are taken from the control bus. The 12 bits of output data can be read either as one 12-bit word or as two 8-bit bytes (one with 8 data bits, the other with 4 data bits and 4 trailing zeros).
2. The precision, laser-trimmed scaling and bipolar offset resistors provide four calibrated ranges: 0 to + 1 0  and 0 to + 2 0  volts unipolar, -  5 to +5 and -  10 to +10 volts bipolar. Typical bipolar offset and full-scale calibration errors of *0 .1% can be trimmed to zero with one external component each.
3. The internal buried Zener reference is trimmed to 10.00 volts with 0 .2% maximum error and 15ppm/°C typical T.C. The reference is available externally and can drive up to1.5 mA beyond the requirements of the reference and bipolar offset resistors.










Mài Typ Max UoMB
RESOLUTION 12 12 12 Bits ,
UNEARTTYERRORS *25*C i l s  1/2 s l /2 LSB
TM n T a i s i s  1/2 s l /2 LSB
DIFFERENTIAL LINEARITY ERROR -
(Miamian rcaotnooo for which no
M K f cada ««  Kosrantecd)
T . mT « . 11 12 12 Bits '
'JNIPOLAR OFFSET (Adjustable w zero) s  2 s i s i LSB
SVOLAR OFFSET(Adjustable to zero) * 4 s 2 LSB
sgLL-SCALE CALIBRATION ERROR *
( t b  fixed 500 restar £nxn REF OUT to REF IN)
(Adjustable to zero) 0.25 075 0.125 %oiF.S.




UapoitfOffM s 2 fI0) = K5) sl(5) LSB(ppmPC)
Bipolo-Off«« s 2 noi s i  (5) s i  (5) LSBfppaV*C)
Fail-Scale Cslibreuoa s9(50) s5(27) = 21101 LSB(ppnVC)
JWER SUPPLY REJECTION
Madnafe at Full Saie CaiRnuoa
Voc* 15V = 1.5V or 12V -0.6V s i = 1 LSB
Vlooc-^V =0.5V sL 2 s  1/2 = 1/2 LSB
Vt t -  -  ISV -  1.5Vor -  !2V = 0.6V • 2 s i = 1 LSB
(ALOG INPUT
^■Ranges
fipour - 5  *5 - 5  *5 - 5  -5 Vota
- l i  ♦ li -  l i  *  li -  l i  -  li Volo
UHpOÉtf 0 ♦ li i  - 1 0 0 - l i Vola
0 - 2i i  -2 0 0 - 2» Vota
901 Impedance
liVokSpea 3 5 7 3 5 7 3 5 7 kH
29 Voto Spaa 6 10 14 6 ¡0 14 6 10 14 knr
STAL CHARACTERISTICS' ( T ^ T ^
pucr(CE,CS.RXÌ.Ae)
Lapc-l-Voiape ♦ 2.0 -5.5 -  22) -  5.5 ♦ 2.0 -  5.5 Vola
LajK-trVoétape -0.5 -0.1 -O J -0.1 -0 .5  -0.1 Vola
Contai — 2i  *20 -  2i  * 2« - 2 0  - 2i >&A
Ĉ KKflBOB 5 5 5 pp
spani DBll-DBO.STS)
Lfl^c-rVok^educcssSOOiiA) ♦ 2-4 ♦ 2.4 ♦  2.4 Vota
inpc “0  ̂Vohape( Ismk s  1.6oA) —i.4 - i .4 - i .4 Vola
<a*ape(DBl 1-OBO. Hi«to-Z Soie) - 2 0  - 2 0 -  20 —2i - 2 0  - 2 1 tiA
‘s p a n a 5 5 5 pF
ER SUPPLIES
naacRiacc
LOCK ♦4.5 -5.5 ♦ 4.5 ♦ 5.5 ♦ 45  »5.5 Vota
oc -11.4 -16.5 -11.4 -16.5 ♦ 11.4 -16.5 Vota
tc -11.4 -16.5 -11.4 -16.5 -11.4 -16.5 Vota
laanCiiTrm
oac 30 4i 30 4i 30 4i mA
c 2 5 2 5 2 5 aA
1 11 3i 11 3i 11 3i mA
R DISSIPATION 390 725 390 725 390 725 a V
NALREFERENCE VOLTAGE 9.9« 102) 1AA2 9.9Ì 102) 1R02 9.99 10.0 li.il Vota
■cms«t<B«adafale fee cxmM toads)1 1J I J IJ mA ,-r
f t  t r i itonukl nm i Mangi iliiim nMurrewT
«OPTIONS4
ac(D-2S) AD574ASO AOS74AKD AOS74ALD
UN-21) AD574AJN AOS74AKN AD574ALN
ÌP-2BA) ADS74AJP A0574AKP
■ • « T T U n fn M ia iM ltM m d iiV ,
ANALOG-TO-OIGITAL CONVERTERS
AD574A
A D 5 7 4 A S A D 5 7 4 A T A D 5 7 4 A U
M o d e l M ia  T y p  M a i M i a  T y p  M a i .M ia  T y p  .M a x U a t t s
R E S O L U T I O N 12 12 12 {B its
L I N E A R I T Y  E R R O R  (a  - 2 5 * C =  1 =  1 « ! = 1 / 2 IL S B
T m >o T m : 1 =  1 I * » ¡ L S B
D I F F E R E N T I A L  U N E A R T T Y  E R R O R
. M ia a B a iB r e x o iu u o a io r w t u d t a o
a a m n g  c o d e s  ic e  g u m a x e e d )
T h » T w 11 12 12 B its
U N I P O L A R  O F F S E T  ( A d ju s ta b le  to  z b o ) = 2 * 1 =  1 L S B
B I P O L A R  O F F S E T  ( A d ra s o fa ie  t o  z e ro ) = 4 - 2 L S B
F U L L - S C A L E  C A L I B R A T I O N  E R R O R
w n h  f ix e d  5 0 0  re s s s o r  t r a m  R E F  O U T  10 R E F  I N )
% \d ra s a td e  to  z e ro ) 0 .2 5 0 .2 5 0 .1 2 5 M c f F . S .
T E M P E R A T U R E  R A N G E - 5 5  - 1 2 5 - 5 5  = 1 2 5 - 5 5  - 1 2 5 *C
T E M P E R A T U R E  C O E F F I C I E N T S
U s a d W O B «  re fe re n c e )
T « . K > T _
U m p o s a r  O f fs e t = 2 1 5 ) =  1 ( 2 .5 ) =  1 ( 2 .5 )  L S B ( p p e a T C
B ip o ta r  O f fs e t = 4 1 1 0 ) = 2 1 5 ) =  1 (2 .5 ) L S B ip p m T C .
ro d -S c s te  C a o b ra o a a =  2 0 1 5 0 ) =  1 0 (2 5 ) = 5 0 2 . 5 )  j L S B ( p p t a / * C
P O W E R  S U P P L Y  R E J E C T IO N 1
M a i  c o a n g e  n  F i b !  S ca le  C a b b n o o n
v O C »  ' - v  =  1 5 V o r  1 2 V  - 0 . 6  V =  2 =  1 - *  1
L S B
V u n a c - 5 V = 0 - 5 V =  1 /2 =  1 /2 =  1 /2 | L S 3
V r j  — -  : 5 V  =  : ,5 V  o r  -  ! 2 V  =  0  6 V =  2 =  1 s i  ] L S B
.ANALOG INPUT
lap« Ranges
Biponr -5 = 5 -5 *5 -5 = 5 Vote
- 1 0 = 10 - 1 0 = 10 - 1 0 = 10 Veto
Unipnwr • = 10 0 = 10 0 = 10 Vans
0 = 20 0 = 20 0 = 20 Volts
IflpM Uspcdncc
10 Van Span 3 5 7 3 5 7 3 5 7 fcO
20 Veit Span 4 10 14 6 10 14 6 10 14 kH
DIGITAL CHARACTERISTICS ' T w T « ,
'apnrrCE.CS.RC.Aa)
Lock- !“ Voltage - 2-0 -5.5 - 2.0 -5.5 = 2.0 = 5-5 Volts
l y - T V A y - 0D - 0.« -0.5 - 0J -0.5 =0J Vein
Carnal -2 0 = 20 -2 0 =20 -2 0 = 20 »iA
CipHOOCt 5 5 5 P?
OMpaat DB1 l-DBO. STS)
Logic "1" VakageiI«)CKCsSO0nA) =2.4 ♦ 2M ♦ 2.4 Votas
Loge "WVnifgrt Isaac a 1.6<aA) =0.4 ♦ 0A =0.4 Volts
Lefetage ( OB11-080. Higl̂ Z Staae) -2 0 =  20 - 2 0 = 2 0 - 2 0 =  20 t=A
C tQ K X W S 5 5 5 PF
POWER SUPPLIES
Openoag Range
VLOC3C - 4  5 -5.5 -4  5 = 5.5 ♦ 4  5 * 5.5 Votas
Vrx = 11.4 = 16.5 = 11.4 -  16.5 *11.4 = 16.5 Votas
v ex -11.4 -  16.5 -11.4 -16.5 -  11.4 -  16J Votas
OpenwgCeneni
Ilooc 30 40 30 40 30 40 aA
loc 2 5 2 5 2 5 nA
lex !• 30 ¡1 30 11 30 aA
POWER DISSIPATION 390 725 390 725 390 725 e T
INTERNAL REFERENCE VOLTAGE y.fO 10.0 10-02 9.90 10-0 1 6 0 2 9.99 10 JO 10-01 Votas
O n p n tca rw a n tin d a N risrq n rT a a l tends)* 1.5 1.5 ID aA
Ei mini liml then! aw rftangr rtarrng ra a s r n — )
PACKAGE OPTIONS*
CetMK(D-2S) AOS74ASO AD574ATD AD574AUD
sorts
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AD574A 8!ocx Diagram and Pin C onfiguration
)L U T E  M A X IM U M  R A T IN G S *  
ifia o o a s  apply to ail grades, except w here noted)
0 Digitai Common.................................... 0 to * 16.5Va Digitai Common.................................... 0 io — Ì6 .5V
c to Digitai Common..................................0 to -  TV1 Common to Digitai Common............................ r  1V
ailnputstCE, CS. Ao, 12/1, R/C) toDigitai Common . . - 0 .5V to V uogìc ~ 0 .5V
|Inpots(R£FIN. 3IPOFF, lOV^to
Anaiog Common ......................  to
io Anaiog Common..........................................-  24 V)UT .............................. Indefinite snort to commonMomentary short to Vcc
Chip T em pera c a r e .................................................................................  175°C
Pow er D issip a tio n .............................................................................  82 3 m W
Lead T em p eratu re, S o ld e rin g .................................. +  300°C , 10 see.
Storage T em p eratu re ( C e r a m ic )..........................-6 5 ° C  to -  130°C
¿ P la s tic ) .............................. -  25°C  to -  100°C
•Stresses aoove those listed under “Absolute Maximum Ratings ' mar -iitv permanent Hamagf to the device. This is a stress rating only and fimcoooai operation of the device at these or any other coooioocs above T>rtx-an»d a  ;he operational sections of this spcciiicatioo is not implied Exposure to absolute maximum rating coodioocs for extended periods may affect device retiabiiiry.
A D 574A  O R D E R IN G  G U ID E
M odel* T  em p. R ange
L in earity  E rro r 
.M ax (T —,  to T ____
R esolu tion  
N o M issin g C od es
(T r̂ m tO T tmmaj
.M ax
Fu ll S cale  
T .C . (ppm /*C )
A D 574A J(X ) Oto -7 0 * C r lL S B 11 Bits 5 0 .0
A D 574A K CX) Oro * 7 0 °C r  1/2LSB 12 B its 2 7 .0
A D 574A U X ) Oto - 70*C r  1/2L S B 12 B its 10.0
A D 574A S(X ) -5 5 * C  to -*■ 125*C r l L S B 11 B its 5 0 .0
AD 574ATCX) -  55®C to +  125“C -  1LSB 12 Bits 2 5 .0
AD 574AUCX) -5 5 * C  to -*■ 125°C ♦  IL S B 12 Bits 12.5
NOTES*X * Package deagaswr. Atmkbte packages are: D(D-ìfl forali grades.E(E-2D for J, K.S, T. U grades.N(N-2f) for J, X, and L grades. PforPLCCinJ.K grades.
Example: AOS74AJCN is K grade in pUsoc DIP.
NALOG-TO-OIGfTAL CONVERTERS
AD574A
THE AD574A OFFERS GUARANTEED MAXIMUM LINEARITY ERROR OVER THE FULL OPERATING 
TEMPERATURE RANGE
D E FIN IT IO N S  O F SPEC IFIC A T IO N S
L IN E A R IT Y  ERRO R
Linearity error refers to the deviation of each individual code 
from a line drawn from “zero’* through “full scale” . The point 
used as “ zero” occurs 1/2LSB (1.22m V  for 10 volt span) before 
the first code transition (all zeros to only the LSB  “ on”?. “Full 
scale” is defined as a level 1 1/2LSB  beyond the last code transition 
(to all ones). T he deviation of a code from the true straight line 
is m easured from the middle of each particular code.
The A D 574A K , L , T , and U grades are guaranteed for man mum 
nonlinearity of r  1 /2L S 3. For these grades, this means that an  
analog value which falls exactly in the center of a given code 
width will result in the correct digital output code. Values nearer 
the upper or lower transition of the code width may produce the 
next upper or lower digital output code. The A D 574A J and S 
grades are guaranteed to r  1LSB max error. For these grades, 
an analog value which falls within a given code width will result 
in either the correct code for that region or either adiacent one.
N ote that the linearity error is not user-adjustable.
D IF FE R E N T IA L  LIN E A R IT Y  ER R O R  (N O  M ISSING  
CO D ES)
A specification which guarantees no codes requires that
every code combination appear in a monocpwc increasing sequence 
as the analog input level is increased. Thus every code must 
have a finite width. For the A D S74A K , L , T , and U grades, 
which guarantee no missing codes to 12-bit resolution, all ¿096  
codes must be present over the entire operating tem perature 
ranges. The A D 374A J and S grades guarantee no missing codes 
:o  11-bh resolution over temperature ; this means that ail code 
combinations o f the upper 11 bits must be pr rsenr, in practice 
very few of the 12-bit codes ate missing
U N IPO LA R O FF S E T
The first transition should occur at a level 1/2LSB  above analog 
rornmnn Unipolar offset is Hofifwrf as the devunon of the actual 
transition from  that paint. This offset can be adjusted as discussed 
oa the following two pages. The unipolar offset tem perature 
coefficient specifies the maximum change of the transition point 
over tem perature, with or without external adjustm ent.
B IPO LA R  O FFS E T
In the bipolar mode the major carry transition (0111 1111 1111 
to 1000 0000 0000) should occur for an analog value 1/2LSB  
below comm on. The bipolar offset error and tem perature
coefficient specify the initial deviation and maximum change in 
the error over tem perature.
Q U A N TIZA TIO N  U N C ER TA IN TY  
Analog-to-digital converters exhibit an inherent quantization 
uncertainty of r  1/2LSB . This uncertainty is a fundamental 
characteristic of the quantization process and cannot be reduced 
for a converter of given resolution.
L E F T -JU S T IF IE D  DATA
T he data form at used in the A D 574A is left-justified. This 
means that the data represents the analog input as a fraction of
4095full-scale, ranging from  0 to iX 5 z . This implies a binary point 
to the left of the M SB.
FU L L -S C A L E  CA LIBRA TIO N  ERRO R  
The last transition (from  1111 1111 1110 to 1111 1111 1111) 
should occur for an analog value 1 1/2LSB below the nominal 
full scale (9 .9963  volts for 10.000 volts full scale). The full-scale 
calibration error is the deviation of the actual level at the last 
transition from the ideal level. This error, which is rypicailv
0 .05  to 0 .1% of full scale, can be trimmed out as shown in 
Figures 3 and 4.
T EM PER A T U R E C O EFFIC IEN T S
The tem perature coefficients for fuil-scak caiib ratxn , unipolar 
offset, and bipolar offset specify the maximum change from the 
initial (25°C ) value to the value at T __ or T ^ .
PO W ER SU PPLY  R EJEC T IO N
The standard specifications for the AD574A assume use of 
— 5 .00  and - 1 5 . 0 0  o r -  12.00V  supplies. The only effect of 
power supply error on the perform ance of th e device will be a 
small in the full-scale calibration. This will result in a
linear change in all low er-order codes. The specifications show 
the ravifflnm  full-scale change from the initial value with the 
supplies at the various limtr*
CO D E W ID TH
A fundamental quantity for A/D converter specifications is the 
code w idth. This is defined as the range of analog input values 
for which a given digital output code will occur. The nominal 
value o f a code width is equivalent to 1 least significant bit 
(L S B ) of the full-scale range or 2.44m V  out of 10 volts for a 
12-bit A D C
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C IR C U IT  O P E R A T IO NThe AD574A is a complex« 12-bit A/D converter which requires ¡jo external components to provide the complete success ve- 
ipproxcmauon anaiog-to-digitai conversion function. A block 
■ iiagram of the AD574A is shown in Figure 1.
hen the control section is com manned to initiate a conversion 
•» described iaterj, it enables the dock and resets the successivc- 
proximaaon register 'SAR) to ail zeros. Once a conversion 
he has begun, it cannot be stopped or re-started and cata is 
i available from the output buffers. The SAR, timed by the 
ck, will sequence through the conversion cycle and return an 
i-of-convert flag to the control section. The control section 
l then disable the dock, bring the output status flag low, and 
bk control funenons to allow data read functions by external 
maud.
mg the conversion cyde, the internai 12-bit current output 
C is sequenced by the SAR from the most significant bit 
3) to ieast significant bit ÎLSB) to provide an output current ± accurately balances the input signal current through the 
(or iOkil) input resistor. The comparator determines whether kdditioG of each successively-weighted bit current causes the 
l  current sum to be greater or less than the input current;
• sum is less, the bit is left on; if more, the bit is turned 
liter testing ail the bits, the SAR contains a 12-bit binary 
which accurately represents the input signal to wuhia 
LSB.
emperarure-compensated buried zener reference provides 
unary voltage reference to the DAC and guarantees excellent 
xy with both time and temperature. The reference is trimmed00 voits c 0.2%; it can supply up to 1.5 mA to an external
1 addition to the requirements of the reference input resistor 
K) and bipolar offset resistor (1mA) when the AD574A is 
sd from r  15V supplies. If the AD574A is used with 
mppües, or if external current must be supplied over the 
operamre range, an external buffer amplifier is recom-
d. Any external load on the AD574A reference must 
constant during conversion. The thin-film application a are trimmed to march the full-scale output current of 
C There are two 5kil input sealing resistors to allow 
10 volt or 20 volt span. The ¡Okfl bipolar offset resistor 
tied for unipolar operation and connected to the 10 volt 
* for bipolar operation.
DRIVING  T H E  A D 574 ANALO G  IN PU TThe internai arcui try of the AD5 / 4 dictates dial its analog 
input be driven by a low source impedance, voltage changes at 
the current summing node of the internal comparator resuit in 
abrupt modulations of the current at the analog input. For 
accurate 12-bit conversions the driving source must be capable 
of holding a constant output voitage under these dynamically 
c h a n g in g  load conditions.
fflO*J-CJL TO * l * U » t f *
Figure 2. Op A m p -  AD574A Interface
The output impedance of an op amp has an open-ioop vaiue 
wtuch, m a dosed loop, is dividen by the loop gain avaiiabie at 
the frequency of interest. The amplifier shouid have acceptable 
loop gam at 500kHz for ’use with the AD574A. To cneck wnether 
me ourpui properties of a signal source are suitaDie, monitor the 
AD574’s input with an oscilloscope while a conversion is in 
progress. Eacn of the 12 cisturoances should subside in las or 
iess.
For applications involving the use of a sampie-and-hoid amplifier, 
me AD585 is recommenced. The AD711 or AD544 op amps 
are recommenced for dc applications.
SA.M_PL£-AND-HOLD .AMPLIFIERS
Althougn the conversion rime of the AD574A is a maximum of 
35 us, to acnieve accurate 12-bit conversions of frequencies greater man a few Hz requires the use of a sampie-and-hoid amplifier 
SHA). If the voltage of the analog input signal driving the AD574A changes by more than 1/2LSB over the time interval 
needed to make a conversion, then the input requires a SHA.
The AD585 is a high-iineanty SHA capable of directly driving 
me analog input of the AD574A. The AD585’s fast acquisition 
time, low aperture and low aperture jitter are ideally suited for 
high-speed data acquisition systems. Consider the .AD574A 
converter with a 35us conversion time and an input signal of 10V p-p: the maximum frequency which may be applied to 
acnieve rated accuracy is 1.5 Hz. However, with the addition of 
an AD585, as shown in Figure 3, the maximum frequency 
increases to 26kHz.
The AD585’5 low output impedance, fast-loop response, and low droop maintain 12-bits of accuracy under the changing load 
condiuons that occur during a conversion, making it suitable for 
use in high-accuracy conversion systems. .**11117 other SHAs 
cannot achieve 12-bits of accuracy and can thus compromise a 
system. The AD585 is recommended for AD574A appiicaoocs 
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UNIPOLAR RANGE CONNECTIONS FOR THE AD574AThe AD574A can cams ail the active components required to perform a compiete 12-bit A/D conversion. Thus, for most situations, ail that is necessary is connection of the power supplies ( — 5, * 12/-*-15 and -  12/- 15 volts), the analog input, and the conversion initiation command, as discussed on the next page. Analog input connections and calibration are easily accomplished; the unipolar operating mode is shown in Figure 4.
OFFSET31100k
Figure 3. AD574A with AD585Sample and Hold
SUPPLY DECOUPLING AND LAYOUT CONSIDERATIONSIt is cndcaiiy important that the AD574A power supplies be filtered, well regulated, and tree from high-frequency notse. Use of noisy supplies wul cause unstable output codes. Switching power supplies are not recommenced for orcnits artemptmg to achieve 12-bit accuracy unless great care s used in altering any switching spikes present in the output. Remember that a few millivolts of noise represents several counts of error in a 12-bit .ADC.
Decoupling capacitors should be used on ail power supply pins; the -  5V supply decoupling capacitor snouid be connectea directly than pin 1 to pm 15 » digital common; and the -  Vqc and — Vgg pass should be decoupled directly to analog common jkn 9). A suitable decoupling capacitor is a 4.7uF tantalum type in parallel with a O.iuP disc ceramic type.
Circuit layout should attempt to locate the AD574A, associated input dretutry, and iaicrconnccaoos as far as possible from logic circuitry. For this reason, the use of wire-wrap circuit cooszructioQ is not recommended. Careful printed-oremt con­struction is preferred.
GROUNDING CONSIDERATIONS The analog common at pm 9 is the ground reference point for the internal reference and is thus the “hign quality1’ ground for the AD574A; it should be connected directly to the analog reference point of the system. In order to achieve ail of the high-accuracy performance amiable from the AD574A in an w rmwnynf of Hiyn rliyift notse content, the analog and digital commons should be connected together at the package. In some siroa dons, the digital cncnmon at pm 15 can be connected to the most convenient ground reference point; analog power return is preferred.
Figure 4. Uni polar input Connections
.All of the thin-dim application resistors of the AD574A are trimmed for absointe calibration. Therefore, in many applications, no cahbraaoo trimming will be required. The absolute accuracy for 1‘acb grade is given in the spccifkanon tables. For example, if no trims are used, the AD574AK guarantees — ILS3 max zero offset error and rOJL5% (10LSB) max full-scale error. (Typical fall-scale error is n 2LSB.) If the offset trim is not required, pm 12 can be connected directly to pm 9; the two resistors and trimmer for pin 12 are then not needed. If the full- scale arm ts not needed, a 5GO r  1% metal film resistor should be connected between pm 3 and pin 10.
The analog input is connected between pm 13 and pin 9 for a 0 to -  10V input range, between 14 and pm 9 for a 0 to * 20V input range. The .AD574A easily accommodates an input signal beyond the supplies. For the 10 volt span input, the LSB has a nominal value of 2.44mV; for the 20 volt span, 4.3&mV. If a 10.24V range es desired (nominal 2.5mV/b*t), the gam trimmer (R2) should be replaced by a 5 Oil resistor, and a 2000 trimmer inserted in senes with the analog input to pin 13 for a mil-scale range of 20.43V (5mV/bit), use a 5000 trimmer into pm 14.The v»tn trim described below is now done with these trimmers. The nominal input impedance into pm 13 is 5kO, and lOkO into pm 14.
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UNIPOLAR CALIBRATION
The AD574A is intended to have a nominal 1/2LSB offset so 
that the exact analog input for a given code will be in che middle 
of that code (halfway between the transitions to the codes above 
and below it). Thus, the first transition (from 0 0 0 0  0 0 0 0  0 0 0 0  to 
0000 0000 0001) will occur for an input level of + 1/2LSB (1.22mV for 10V range).
If pin 12 is connected to pin 9, the unit will behave in this 
manner, within specifications. If the offset trim (Rl) is used, it should be trimmed as above, although a different offset ran be 
set for a particular system requirement. This circuit will give ipproximately *  15mV of offset trim range.
rhe full-scale trim is done by applying a signal 1 1/2LSB below 
he nominal full scale (9.9963 for a 10V range). Trim R2 to give he last transition (11 11  1111 1110 to 1111 1111 1111).
UPOLAR OPERATION
rhe connections for bipolar ranges are shown in Figure 5. Again, 
s for the unipolar ranges, if the offset and gain specifications 
re sufficient, one or both of the trimmers shown can be replaced 
y a 50H -  1% fixed resistor. Bipolar calibration is «similar to dipolar calibration. First, a signal V$LSB above negative full 
ak(-4.9988V for the — 5V range) is applied and Rl is trimmed 
i give the first transition (0 0 0 0  0 0 0 0  0 0 0 0  to 0 0 0 0  0 0 0 0  0 0 0 1 ). 
hen a signal IViLSB below positive full scale (-‘•4.9963V for 
e x5V range) is applied and R2 trimmed to give the last msidon (1111 1111 1110 to 1111 1111 1111).
Figure 5. B ipo la r Inpu t Connections  
'JTROL LOGIC
AD574A contains on-chip logic to provide conversion imti- i and data read operations from signal« commonly available 
coprocessor systems. Figure 6 shows the internal logic itry of the AD574A.
control signals CE, C5, and R/G control the operation of 
»verier. The state of R/C when CE and CS are both asserted ounes whether a data read (R/C = 1) or a convert (R/C * 
in progress. The register control inputs Ao and 12/8 control 
nxm length and data format. The Ao line is usually tied • *cast significant bit of the address bus. If a conversion is 
1 with Ao low, a full 12-bit conversion cycle is initiated. If
•€ T U * * S  HIGH W *<N ALL 12 «ITS HAVf IEC N  CO N V fA TtO . TK€ EOC B C H A U  A «iVW ¥T 
DATA F A O M tt'M G  A LAO DUAiNQ CONVf
HOTf 2 1 2 1 1 $  NOT A m - c o w A A n e u  WFVT A » o  SHOULD a l w a t s  *  » r n t D o e s c n r  r o  
V((MC o n  OtGlTAL COMMON.
Figure 6. AD574A C ontrol Logic
Ao is high during a convert start, a shorter 8-bit conversion 
cyde resuits. During data read operations, Ao determines whether the three-state buffers containing the 8 MSBs of the conversion 
result (Ao = 0) or the 4 LSBs (Aq = 1) are enabled. The 12/8 
pin determines whether the output data is to be organized as 
two 8-bit words (12/8 tied to DIGITAL COMMON) or a single 
12-bit word (12/8 tied to Vlogic). The 12/8 pin is not TTL- 
compauble and must be hard-wired to either V u xn c  <w DIGITAL COMMON. In the 8-bit mode, the byte addressed when Ao is high contains the 4 LSBs from the conversion followed by four 
trailing zeroes. This organization allows the data iines to be 
overlapped for direct interface to 8-bit buses without the need for external three-state buffers.
It is not recommended that Ao change sate during a data read operation. .Asymmetrical enable and disable times of the three-state buffers could cause internal bus contention resulting in potential 
damage to the AD574A.
An output signal, STS, indicates the sums of the converter.STS goes high at the beginning of a conversion and returns low 
when the conversion cyde is complete.
CE C5 R/C 12/8 Ao Operation
0 X X X X NoneX i X X X Nooe
1 0 0 X 0 Initiate 12-Bit Conversion
1 0 0 X 1 Initiate 8-Bit Conversion
1 0 1 Pin 1 X Enable 12-Bit Paralld Output
1 0 1 Pin 15 0 Enable 8 Most Significant Bits
1 0 1 Pin 15 1 Enable 4LSBs +4 Trailing Zeroes
Table I. AD574A Truth Table
TIMING
The AD574A is easily interfaced to a wide variety of micropro­cessors and other digital systems. The following discussion of 
the timing requirements of the ADS74A control should




CONVERT START TIMING-FULL CONTROL MODE
Symbol Parameter Mia Typ Mas Unitstose STS Delay from CE 400 ns
[ KEC CE Puise Width 300 ns
: SSC CS to CE Setup 300 ns
! h s c CS_Low During CE High 200 ns
’ SRC R/C :o CE Setup 250 ns‘ KXC R/C Low During CE High 200 ns
[ SAC Ao to CE Setup 0 ns
t«A C Ao Valid DunngCE High 300 nstc Conversion Time
* 3-Bit Cyde 10 24 n s12-Bit Cycle 15 35 n s
Figure 7 shows a complete uming diagram for the AD574A convert start operation. R/C should be low before both CE and CS are asserted; if R/C is high, a read opera non will momentarily occur, possibly resulting in system bus contention. Either CE or CS may be used to initiate a conversion; however, use of CE is recommended since it includes one less propagation deiay rhan CS and is the taster input. In Figure 7, CE is used to initiate the conversion.
cs
In the 8-bit bus interface mode (12/8 input wired to DIGITAL COMMON), the address bit, A<>, must be stable at least 150ns prior to CE going high and must remain stable during the entire read cycle. If Ao is allowed to change, damage to the AD574A output buffers may result.
READ TIMING -  FULL CONTROL MODE
Symbol Parameter Min Typ Stax Uni»
too' Access Time (from CE) 200 ns
' k d Data V slid after CE Low 25 nstHLJ Output Float Deiay 100 ns
tsSR CS to CE Setup 150 nstsiut R/C to CE Setup 0 ns
‘ SAA Ao to CE Setup 150 ns
tHSR CS Valid After CE Low 50 ns
tram R/C High After CE Low 0 ns
-KAA Ao Valid After CE low 50 ns
'  oo  U mcuurcti With t&e iowcl circuit of Figure 9 inn defined xs cfte n w  required for u  
oorpw to crow 0.4V or Z-«V.
* "-hl a oeiioec u  :ae erne required for cae diet lutes to ctunge 0.5V wtien loaded with the 
orctat at Figure 10.
-5 V
—— n*c— ^
-*GM > » t D « h C t
Figure 7. Convert Start Timing
Once a conversion is started and the STS line goes high, convert start commands will be ignored until the conversion cycle is complete. The output data buffers cannot be manUri during conversion.
Figure 8 shows the nmfng for data read operations. During Hara read operations, access nine is measured from the point where CE and R/C both are high (assuming CS is already low). If CS is used to enable the device, nnv is grt-ended by 100ns.
f  \
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Figures. R eadC yde Timing
a. High-Zto Logic 1 b. High-Zto Logic 0
Figure 9. Load Circuit for A ccess Time Test
*«v
a. Logic 1 to High-Z b. Logic 0 to High-Z 
Figure 10. Load Circuit fo r Output Float Deiay Test
“STA N D -A LO N E”  O PERA TIO NThe AD574A can be used in a “stand-alone” mode, which is useful in systems with dedicated input ports available and thus not requiring full bus interface capability.
In this mode, CE and 12/8 are wired high, CS and Ao are wired low, and conversion is controlled by R/C. The three-state buffers are enabled when R/C is high and a conversion starts when R/C goes low. This allows two possible control signals — a high pulse or a low puise. Operation with a low pulse is shown in Figure 11. Is this case, the outputs are forced into the high- impedance state in response to the falling edge of R/C and return
-~ il ---------------------------------r -H
m 1 /T
H  j*wa H --- -
<•”— S3 1 )--------- I
Figure 11. Low Puise fo rR /Ö -Outputs Enabled A fter 
Conversion
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ltd logic levels after the conversion cycle is completed. The line goes high 600ns after R/C goes low and returns low s after data is valid.
aversion is initiated by a high pulse as shown in Figure 12 , 
ata lines are enabled during the time when R/C is high. 
filing edge of R/C starts the next conversion, and the data 
return to three-state (and remain three-state) until the next 
pulse of R/C.
12. High Pulse fo r  R/C -  O utputs Enabled W hile R/C 
Otherwise H igh-Z
ND-ALONE MODE TIMING
Parameter Mia Typ Max Uaita
Low R/C Pulse Width 250 nsSTS Delay from R/C 600 osData Valid After R/C Low 25 osOutput Float Delay 150 osSTS Delay After Dau Valid 300 1000 OSHigh R/C Pulse Width 300 OSDau Access Time 250 OS
the low pulse for R/C stand-alone mode will be used. 
13 illustrates a typical stand-alone coniirguraaon for 
* processors. The addition of the 74F/S374 latches 
s bus access/release times and helps minimi» digital 
ugh to the analog portion of the convener.
Rgure 13. 8086Stand-A lone C onfigura tion
ACING TH E AD 574A  TO  M ICROPROCESSORS 
rot logic of the AD574A makes direct connection to 
coprocessor system  buses possible. W hile it is im possible 
£ the details o f the interface connections for every 
xssor type, several re presen tan ve exam ples w ill be 
here.
i .  A/D C O N V E R T E R  IN T E R F A C E  
O A T I0 N S
A/D converter interface routine involves several opera­
te a write to the ADC address initiates a conversion, 
nor most then wait for the conversion cycle to com plete, 
ADCs take longer than one instruction cyd e to com plete 
in. Valid data can, o f course, only be read after the 
is complete. The ADS74A provides an output signal 
& indicates when a conversion is in progress. This 
be polled by the processor by reading it through an
iLOG-TO-OIGITAL CONVERTERS
external three-state buffer (or other input port). The STS signal 
can also be used to generate an interrupt upon completion of 
conversion, if the system riming requirements are critical (bear 
in mind that the matimum conversion time of the AD574A is 
only 35 microseconds) and the processor has other tasks to 
perform during the ADC conversion cyde. Another possible 
time-out method is to assume that the ADC will take 35 micro­
seconds to convert, and insert a sufficient number of “do-nothing" 
instructions to ensure that 35 microseconds of processor time is con­
sumed.
Once it is established that the conversion is finished, the data 
can be read. In the case of an ADC of 8-bit resolution (or less), 
a single data read operation is sufficient. In the case of conveners 
with more data bits than are available on the bus, a choice of 
data formats is required, and multiple read operations are needed. 
The AD574A indudes internal logic to permit direct interface to 
8-bit or 16-bit data buses, selected by connection of the 12/8  
input. In 16-bit bus applications (12/8 high) the data lines (DB11 
through DBO) may be connected to either the 12 most significant 
or 12 least significant bits of the data bus. The remaining four 
bits should be masked in software. The interface to an 8-bit 
data bus (12/8 low) is done in a left-justified format. The even 
address (AO low) contains the 8MSBs (DB11 through DB4).
The odd address (AO high) contains the 4LSBs (DB3 through 
DBO) in the upper half of the byte, followed by four trailing zeroes, thus eiiminaring bit marking instructions.
It is not possible to rearrange the AD574A data lines for right- justified 8-bit bus interlace.
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Figure 14. AD574A Data Form at fo r  8-B it Bus
SPECIFIC PROCESSOR INTERFACE EXAM PLES 
Z-80 System  Interface
The AD574A may be interfaced to the Z-SO processor in an I/O 
or memory mapped configuration. Figure 15 illustrates an I/O 
mapped configuration. The Z-80 uses address H™»« AO-A7  to decode the I/O port address.
Figuréis. Z80 -  A D574A Interface
AD574A
An interesting feature of the Z-80 is that during I/O operations a single wait state is automatically inserted, allowing the AD574A to be used with Z-80 processors having dock speeds up to 4MHz. For applications faster than 4MHz use the wait state generator in Figure 16. In a memory mapped configuration the AD574A may be interfaced to Z-80 processors with dock speeds of up to 2.5MHz.
IBM PC InterfaceThe AD574A appears in Figure 17 interfaced to the 4MHz 8088 processor of an IBM PC. Since the device resides in I/O space, its address is decoded from oniy the lower ten address Lines and must be gated with AEN active ¡owi to mas* out internal DMA cycles which use the same LO address space. This active low signal is applied to CS. I0R ami I0W are used to initiate the conversion and read, and are gated together to crrve the chip enable, CE. Because the cata bus width is limited to 8 bits, the AD574A data resides m two aoiacent addresses selected by AO.
Figure 17. IBM PC -  AÜ574A Interface
Sole: Due to the large number of of options that may be installed in the PC, the I/O bus should be iimnrri to one SchottkyTTL load. Therefore, a batTen driver should be used when interfacing more than two AD 5 74As to the I/O bus.
8086 InterfaceThe data mode select pin (12/8) of the AD574A should be connected to V u x x  to provide a 12-bit data output. To prevent possible bus a Hfrngiript̂ Tgd and buffered address/data busis recommended. In the cases where the 8-bit short cooversaoc cycle is not used, AO should be bed to digital common. Figure 18 shows a typical 8086 cou&guraooa.
v i e a c
j
Figure 18. 8086- AD574A with Buffered Bus Interface
For dock speeds greater man AM.Hz wait state insertion similar to F.gure 16 is recommended to ensure sufficient CE and R/C pulse curauon.
The AD574A can also be interfaced in a stand-alone mode (see Figure 13). A low-going pulse derived from the 3086’s 'X’R signal logically ORed with a low address decode starts the con­version. At the end of the conversion, STS docks the data into the three-state latches.
68000 InterfaceThe AD574, when configured in the stand-alone mode, will easily interface to the 4MHz version of the 68000 microprocessor. The 68000 R/W combined with a low address decode initiates conversion. The UPS or LDS signal, with the decoded address, generates the DTACK input to the processor, latching in the AD374A’s dst*- Figure 19 illustrates this configurabon.
a*n•ut
FigurelB. 69000-ADS74A Interface
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Microprocessor-Compatible 
12-Bit D /A  Converter
A D 5 6 7*
FEATURES
Sinaia Chip Construction
Doubia-Buffered Latch for 8-Bit MP-Compatibiltty 
Fast Settling Tima: 500ns max to 11/2LSB  
High Stability Buried Zener Reference on Chip 
Monotonicity Guaranteed Over Temperature 
Linearity Guaranteed Over Temperature: 1/2LS8 max 
(AD567K)
Guaranteed for Operation with ±12V  or ±15V  Supplies 
Low Power 300mW Including Reference 
T T L /5V  CMOS Compatible Logic Inputs
PRO D UCT D ESCRIPTIO NThe AD567 is a complete high speed 12-bit digital-to-analog converter including a high stability buried zener voltage reference and double-buffered input latch on a single chip.The converter uses 12 precision high speed bipolar current steering switches and a laser trimmed thin film resistor network to provide fast settling time and high accuracy.
Microprocessor compatibility is achieved by the on-chip double-buffered latch. The design of the input latch allows direct interface to 4-, 8-, 12-, or 16-bit buses. The 12 bits of data from the first rank of latches can then be transferred to the second rank, avoiding generation of spunous analog out­put values. The latch responds to strobe pulses as short as 1 0 0 ns, allowing use with the fastest available microprocessors.
The functional completeness and high performance in the AD567 results from a combination of advanced switch design, high speed bipolar manufacturing process, and the proven laser wafer-trimming (LWT) technology. The AD567 is trimmed at 
the wafer level and is specified to ±1/4LSB maximum linearity error (K grade) at 25*0 and ¿1/2LSB over the full operating 
temperature range.
The subsurface (buried) Zener diode on the chip provides a low-noise voltage reference which has long-term stability and 
temperature drift characteristics comparable to the best dis­crete reference diodes. The laser trimming process which pro­
vides the excellent linearity is also used to trim both the abso­lute value of the reference as well as its temperature coefficient. The AD567 is thus well suited for wide temperature range performance with Z1/2LSB maximum linearity error and guaranteed monotonicity over the full temperature range. 
Typical full scale gam T.C. is 1 Op pm/ C.
The AD567 is available in three performance grades. The AD567J and K are specified for use over the 0 to *70 C tem­perature range and are available in either a 28-pin hermeticaily-
A D 567 FU N CTIO N A L BLO CK  D IAG RAM
am o«? —  cm cm — • am
sealed, ceramic DIP or a 28-pin molded plastic DIP (N package).The AD567S is specified for the-55 C to +125 C range and
is available in the ceramic package.
PRO D UCT HIG H LIG H TS1. The AD567 is a complete current output DAC with volt­age reference and digital latches on a single IC chip.
2. The double-buffered latch structure permits direct inter­face to 4-, 8-, 12-, or 16-bit data buses. All logic inputs are 
TTL or 5 volt CMOS compatible.
3. The internal buned zener reference is laser-trimmed to 10.00 volts with a ±1% maximum error. The reference volt­
age is also available for external application.
4 . The chip also contains SiCr thin film application resistors which can be used either with an external op amp to pro­vide a precision voltage output or as input resistors for an A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coef­ficient and are laser-trimmed for minimum full scale and 
bipolar offset errors.
5. The precision high speed current switch design* provides high dc accuracy and an optimally-damped settling charac­teristic. Output current settling time is 500 nanoseconds 
maximum to ±1/2LSB.
•Covered by patent numbers« 3,803.590) 3.890,611; 3,932,863i 3,978.473-. 4,020.486) and other patents pending.
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DATA INPUTS* (Pins 10-15 and 17-28)
TTLor S Volt CMOS
Input Voltage
Bit ON Logic “ 1” ♦2.0 ♦5.5 * 2.0 *5.5 V
Bit OFF Logic "O'* *0 .8 *0.8 V
Logic Current (each bit)
Bit ON Logic “ 1" * 12 0 *300 ♦ 120 *300 ma
Bit OFF Logic “0 ” ♦ 35 * 10 0 ♦ 35 * 10 0 mA
RESOLUTION 12 12 Bus
OUTPUT
Current
Unipolar (ail bits on) - 1.6 - 2.0 -2 .4 - 1.6 - 2.0 -2 .4 mA
Bipolar (all bits on or off) ±0 .8 ± 1.0 £ 1 .2 ±0.8 ±1.0 ± 1.2 mA
Resistance (exclusive of span
resistors) 6k 8k 10k 6k 8k 10k ft
Offset
Unipolar 0.01 0.05 0.01 0.05 % of F.S. Range
Bipolar (Figure 3. R2 * 5012 fixed) 0.05 0.15 0.05 0.1 % of F.S. Range
Capacitance 25 25 pF
Comoiiance VoltageTm*i Tmu -1.5 * 10 -1 5 * 10 V
ACCURACY (error relative to
full scale) *25*C V It * ±1 /2 ± 1/8 ±1/4 LSB
(0.006) (0 .0 1 2 ) (0.003) (0.006) % of F.S. Range
Tm*» ± 1 /2
*41 ±1/4 ±1 /2 LSB
• U 0 1 2 ) (0.018) 10 006) (0 .0 1 2 ) % of F.S. Range
DIFFERENTIAL NONLINEARITY
♦25°C ±1 /2 ±3/4 ±1/4 • ±1 /2 LSB -Tm«» {0 Tnu* .MONOTONICITY GUARANTEED MO NO TONICITY GUARANTEED
TEMPERATURE COEFFICIENTS
With Internal Reference
Unipolar Zero 1 2 1 2 ppm/°C
Bipolar Zero 5 10 5 10 ppm/°C
Cain (Full Scale) 15 50 10 20 ppm/°C
Differential Nonlincantv 2 Y ppm/°C
TEMPERATURE RANGE
Operating 0 • 70 0 *70 9c
Storage -65 • 150 -A 5 *150 °C
POWER REQUIREMENTS
Vo;. » 1 1.4 to ♦ 16.5V dc 3 5 3 5 mA
VEE, -11.4 to-16.5 V dc -17 -25 -17 -25 mA
POWER SUPPLY GAIN SENSITIVITY2
Vqc • *11.4 to -16.5 V dc 3 10 J 10 ppm of F.S./%
VEE • -11.4 to-16.5 V dc 15 25 15 25 ppm of F\S./%
PROGRAMMABLE OUTPUT
RANGE (ice Figures 1, 2. 3) 0 to *5 0 10 *5 V
-2.5 to *2.5 -2.5 to *2.5 V
0 to ♦ 10 0 to * 10 V
-5 to *5 -5 fo ♦ 5 V
- 1 0  to * 10 - 1 0  to * 10 V
EXTERNAL AOJ USTMENTS
■ Gain Error with Fixed 50ft
Resistor for R2 (Figure 2) ±0 .1 ±0.25 ±0 1 ±0.25 % of F.S. Range
Bipolar Zero Error with Fixed
50(2 Resistor for R 1 (Figure 3) ±0.05 ±0.15 ±0.05 ±0.1 % of F.S. Range
Gain Adjustment Range (Figure 2) ±0.25 ±0 25 % of F.S. Range
Bipolar Zero Adjustment Range ♦OIS ±0 15 % of F\S. Range
REFERENCE INPUT
Input Impedance ISk 20k 2Sk 15k 20k 25k ft
REFERENCE OUTPUT
Voltage 9.90 10.00 10 .10 9.90 10.00 10.10 V
Current (available for external
loads) 0 .1 1.0 0 .1 1.0 mA
WWIR DISSIPATION 300 495 300 495 mW
package1 cename d ip  <d 2s a > ADS67JD AOS67KD
Plane DIP (N28A) AD567JN AD567KN
m  • V(x. V u  at *1JV dc *10*.
19 for |
mbjaca a* chmp wi^uuc autfm




DATA INPUTS' (Pin* 10-15 and 17-28)
TTL or 5 Volt CMOS •
Input Voltage
Bit ON Logic “l" - 2.0 ♦5.5 V
Bit OFF Logic "O'’ -0.7 V
Logic Current (each bit)
Bit ON Logic ‘'1” - 1 2 0 -300 ma




Unipolar (all bits on) - 1.6 - 2.0 -2.4 mA
Bipolar (all bits on or off) 20.8 £1.0 21.2 mA
Resistance (exclusive of span
resistors) 6lt 8k 10k f2
Offset
Unipolar 0 01 0.05 % of F.S. Range
Bipolar (Figure 3. Rj * SOU fixed) 0.05 0.15 % of F.S. Range
Capacitance 25 ?F
Compliance Voltage
Tm«i to Tm>J, -1.5 ♦ 10 V
full scale) -25®C £1/4 2 1/2 LSB
v0.006) (0.0 12 ) % of F.S. Range
to Tim* £ 1/2 23/4 LSB
ii wl 2 ) (0.018) % of F.S Range
DIFFERENTIAL NONLINEARITY
-25*C £1/2 23/4 LSB
ÎTIB to Tmu MONOTONKXTY GUARANTEED
TEMPERATURE COEFFICIENTS
With Internal Reference
Unipolar Zero I 2 ppm/aC
Bipolar Zero 5 10 ppm/sC
Gam (Full Scale) 15 30 ppm/ C
Differential Nonlinearity - ppm/°C
TEMPEkATURE Ran£ £
Operating -55 -125 ac
Storage -o5 ♦150 *C
POw eR RkUUlKLMtSTb
V(X* 4 «  -16.5V dc 3 5 mA
V ^. - 11.4  to -16.5 V dc -17 -25 mA
POWER SUPPLY GAIN SENSITIVITY*
Voc » -11.4 to -  16.5V dc 3 10 ppm of F.5./%
Vt£ -  -11.4 to-16.5V dc 15 25 ppm of F S./%
PROGRAMMABLE OUTPUT
RANGES (see Figures 1. 2. 3) 0 to *5 V
-2.5 to *2.5 V
0 to * 10 V
-5 to -S V
- 1 0  to - 1 0 V
Ex t e r n a l  adj ustments
Gam Error with Fixed 5012
Resistor for R2 (Figure 2) £0.1 20.25 % of F.S. Range
ffcpoiar Zero Error «nth Fixed
SOQ Resistor for R1 (Figure 3) £0.05 20.15 % of F5. Range
Gam Adjustment Range (Figure 2) 20 25 % of F.S. Range
Bipolar Zero Adjustment Range £0 15 % of F.S. Range
REFERENCE INPUT
Input Impedance 15k 20k 25k a
REFERENCE OUTPUT
Voltage 9.99 10.00 10 .10 V
Current (available for external
loads) 0.1 1.0 mA
POWER DISSIPATION 300 4PS mW
PACKAGE1 (D2IA) AQ567SD
V a f m i w  wfc| m  to ea mpt  w diw i  »o a w . * —  ----- ~~ — " -------------------- --------r  rn r tn rm n
f« u i rSrctn c U  m l  K f r t M from  A w  t o o  t i t  am p  to  H i i l m  am 
| M (  9« M r  I m f c  A t  (MB (B p  a u a  B t t r f i r t f  a rr  p I B M I H d .
Pikm ^ i  ootf d M  * e v a  at HmtPf aer too tested oo a t  pmPBttMB
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TIMING SPEC IFIC A TIO N S
(AU Models, Ta = 25°C, Vqq = *12V or +15V, Ve£ = -12V or-15V)
Symbol Parameter Min Typ Max
tDW Data Valid to End of WR 50 — — nsJew CS Valid to End of WR 1 0 0 — -
lAW Address Valid to End of WR 1 0 0 — - ns
twp Write Pulse Width 1 0 0 — - nstOH Data Hold Time 0 — — nsCSETT Output Current Settling Time - 400 500 ns
TIMING DIAGRAMS
WRITE CYCLE(Load First Rank from Data Bus; A3 - 1)
ABSOLUTE MAXIMUM RATINGS
VCc to Power Ground.......................................OVtn >jgyVEE to Power Ground............................................................ÔT to  -lgyVoltage on DAC Output (Pin 2)........................- 3V" to %i2VDigitai Inputs (Pins 10-15, 17-28)to Power Ground-.........•........................ -1.0V to +7,0VRef In to Reference Ground....................................... * 12VBipolar Offset to Reference Ground............................ *12V10V Span R to Reference Ground...............................±12V20V Span R to Reference Ground...............................¿24V
Ref Out..............................Indefinite short to power groundMomentary Shoe to Vcc Power Dissipation................................................. 3000mW
I
WRITE CYCLE #2(Load Second Rank from First Rank; A2 .A 1 .A0  = 13
AD567 ORDERING GUIDE
LINEARITY TEMP ERROR MAXMODEL PACKAGE RANGE >3» 253C







i» O F * S i T Q N\ rm 1
a3*C OUT I ja* FXJ ■ 27
10V ?AN N ̂ 3 O tW T IF . i * a20* SP*M * ̂ ss M
OUT f” 23,V*L AOS67 23vw< m 21
20«C M ti*• c 11 uu 1713 »- c 14 1»
J  0 « 1 1 1^ orw □  —
□  0«Mo-
* * .1 ,9 -7 8  DtGTTAL- TO-AHALOG CONVERTERS
Analog Application Notes
THE AD567 OFFERS TRUE 12-BIT PERFORMANCE 
OVER THE FULL TEMPERATURE RANGE
RELATIVE ACCURACY: Analog Devices defines relative accuracy as the maximum deviation of the actual, adjusted DAC output from the ideal analog output (a straight line drawn from 0 to F.S. — 1LSB) for any bit combination. The AD567 is laser trimmed to 1/4LSB (0.006% of F.S.) maxi­mum error at +25 3C for the K version and 1/2LSB for the J and S.
MONO'̂ ONICITY: A DAC is said to be monotonic if the out­put either increases or remains constant for increasing digital inputs such that the output will always be a non-decreasing function of input. All versions of the AD567 are mono­tonic over their full operating temperature range.
DIFFERENTIAL NONLINEARITY: Monotonic behavior requires that the differential linearity error be less than 
1LSB both at +25 C and over the temperature range of inter­est. Differential noniinearitv is the measure of the variation in analog value, normalized to full scale, associated with a 1LSB change in digital input code. For example, for a 10 volt full scaie output, a change of 1LSB in digital input code snouid result in a 2.44mV change in the analog output (1LSB = 10V x 1/4096 = 2.44mV). If in actual use. however, a 1LSB change in the input code results in a cnange of only 0.6 lmV (1/4LSB) in analog output, the differential linearity error wouid be 1.83mV, or 3/4LSB. The AD567K has a max differential iineancy error of 1/2LSB. which specifies that every step will be at least 1/2LSB and at most 1 1/2LSB.
The differential noniinearitv- temperature coefficient must also be considered if the device is to remain monotonic over its full operating temperature range. A differential noniinearitv’ temper­ature coefficient of 1.0ppm/3C could, under worst case condi­tions for a temperature change of +25°C to -1253C, add 0.01% (1003C x I.0ppm/°C) of error. The resulting error could then be as much as 0 .0 1 % + 0.006% (initial error. 1/4LSB) = 0.016% of F.S. (1/2LSB represents 0.012% of F.S.). To be sure of accurate performance ail versions of the AD567 are 100% tested for monotonicity over the full oper­ating temperature range.
ANALOG CIRCUIT CONNECTIONSThe standard current-to-voitage conversion connections using an operational amplifier are shown here with the preferred trim­ming techniques. If a low offset operational amplifier (AD5 10L;£ Je AD5 17L. AD741L; AD301AL; AD OP-07) is used, excellent performance can be obtained in many situations without trim­ming (an op amp with less than 0.5mV max offset voitage should be used to keep offset errors below 1/2LSB). Unipolar zero will typically be within 11/2LSB (plus op amp offset), 
and full scale accuracy will be within 0 .1% (0.25% max). Substituting a 50f2 resistor for the 100i2 bipolar offset trim­mer will give a bipolar zero error typically within i2LSB <0.05%).The AD544 is recommended for buffered voltage-output appli­cations which require fast sealing time to 11/2LSB. The feed­back capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 
25 picofarad DAC output capacitance.
•*ee
Figure 1. 0 to + 10V Unipolar Voltage Output
FIGURE 1. UNIPOLAR CONFIGURATION This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 1, should be grounded if not used for trimming.
STEP I . . . ZERO ADJUSTTurn all bits OFF and adjust zero trimmer Rl. until the out­put reads 0.000 voits (1 LSB = 2.44m V'). In most cases thts trim ;$ not needed, and pin 1 shouid be connected to pm 5.
STEP II . . . GAIN ADJUSTTurn all bits ON and adjust 100H gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 voits.) If a 10.23 7 5 V full scale is desired (exactly 2.5mV/bit), insert a 120i2 resistor in senes with the gain resistor at pin 3 to the op amp output.
Figure 2. z5V Bipolar Voltage Output
FIGURE 2. BIPOLAR CONFIGURATION Thts configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurnng with all bits ON (all l ’s).
STEP I . . . OFFSET ADJUSTTurn OFF all bits. Adjust 100i2 trimmer Rl to give -5.000 volts output.
STEP II . . .  GAIN ADJUSTTurn ON All bits. Adjust 100f2 gam trimmer R2 to give a reading of +4.9976 volts.
Please note that it is not necessary to mm the op amp to ob­tain full accuracy at room temperature, in most bipolar situa­tions. an op amp mm is unnecessary unless the untnmmed off­set drift of the op amp is excessive.
DIGITAL-TO-ANALOG CONVERTERS VOL l. $-77
FIGURE 3 OTHER VOLTAGE RANGES The AD567 can also be easily configured for a unipolar 0 to +5 volt range or ±2.5 volt and ± 1 0  volt bipolar ranges by using the additional 5k application resistor provided at the 2 0  volt span R terminal, pin 4. For a 5 volt span (0  to +5 or ±2.5), the two 5k resistors arc used in parallel by shorting pin 4 to pin 2 and connecting pin 3 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the ±10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 4 to the op amp output and the bipolar offset connected as shown.The ±10 voit option is shown in Figure 3.
The internal resistor values shown in Figures 1. 2, and 3 are nominal values only, as is the output current. These values are subject to an absolute tolerance of approximately ±2 0 %. Furthermore, the resistors in the AD567 exhibit a tempera­ture coefficient of approximately -50ppm/°C. While these absolute tolerances may appear excessively wide, the ratios of the resistor values and tracking TC are extremely wed­controlled. In applications where the internal feedback resistor determines the output voltage range it is the ranos which determine the accuracy. However, in applications where the desired full scale range requires use of an external resistor, sufficient mm range must be provided to compensate for the tolerance of the internal resistance.
INTERNAL/EXTERNAL REFERENCE USE The AD567 has an internal low-noise buried zener diode refer­ence which is trimmed for absolute accuracy and temperature coefficient. Thu reference is buffered and optimized for us* in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the AD567 is specified with the internal refer­ence dnvmg the DAC since all trimming and testing (especially for full scale error and bipolar offset) is done in this config­uration.
The AD567 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference.
The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to Ref In and 1.0 mA to Bipolar Offset).
Output Range Connect Fin 3 tot
A minimum of 0.1mA is available for driving external loads. The AD567 reference output should be buffered with an ex­ternal op amp if it is required to supply additional output current. The reference is typically trimmed to ±0.2%, then tested and guaranteed to ±1.0% max error. The temperature coefficient is comparable to that of the full scale TC for a 
particular grade.
OUTPUT VOLTAGE COMPLIANCEThe AD567 has a typical output compliance range from -1.5 to +10 volts. The current-steering output stages will be unaffected by changes in the output terminal voitage over that range. How­ever, there is an equivalent output impedance of 8 k in parallel with 25pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Opera­tion beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear per­formance. Compliance limits are not affected by the posi­tive power supply, but are a function of output current and negative supply, as shown in Figure 4.
WfGATtve OW*VY -  V ,,
Figure 4. Typical Negative Compliance Range vs;
Negative Supply 
GROUNDING RULESThe AD567 brings out separate reference and power grounds to allow optimum connections tor low noise and high speed performance. These grounds should be tied together at one pome usually the device power ground. The separate ground returns are provided to minimize current flow in low-!evei signal paths. In this way, logic return currents are not sum­med into the same return path with analog signals.
The reference ground at pin 5 is the ground point for the internal reference and is thus the '‘high quality" ground for the AD567; it should be connected directly to the analog reference point of the system. The power ground at pin 16 can be connected to the most convenient ground point; analog power return is preferred. If power ground contains high frequency noise beyond 200m V, this noise may feed through the converter, thus some caution will be required in applying these grounds.
It is also important to properly apply decoupling capacitors on the power supplies for the AD567 and the output ampli­fier. The correct method for decoupling is to connect a capac­itor from each power supply pin of both the AD567 and the amplifier directly to the reference ground pin of the AD567. Any load driven by the output amplifier should also be re­ferred to the reference ground pin.
Connect Pin 4 tot Connect Pin 1 tor
0 to +5V Amplifier Output0 to ♦  I0V Amplifier Output-2.5V to +2.5V Amplifier Output-5V to +5V Amplifier Output-10Vto+i0V -
Pin 2Amplifier Output Pin 2Amplifier Output Amplifier Output
Pin 5 Pin 5Pin 6 (through 50G) Pin 6  (through 5Oil) Pin 6  (through 50G)
Table /. Connection* for Various Output Range*
VOL L 9-78 DtGITAL-TD-AMALOG CONVERTERS
AD567 Digital Interface Details
DIGITAL CIRCUIT DETAILSThe bus interface logic of the AD567 consists of four inde­pendently addressable registers in two ranks. The first rank consists of three four-bit registers which can be loaded di­rectly from a 4-, 8-, 12-, or 16-bit microprocessor bus. Once the complete 12-bit data word has been assembled in the first rank, it can be loaded into the 12-bit register of the second rank. This double-buffered organization avoids the generation of spurious analog output values. Figure 5 shows the block diagram of the AD567 logic section.
The latches are controlled by the address inputs, AO-A3, and the CS and WR inputs. All control inputs are active low, con­sistent with general practice in microprocessor systems. The CS and WR inputs must both be low for any operation to occur. The four address lines each enable one of the four latches, as indicated in Table II below.
All latches in the AD567 are level-triggered. This means that data present during the time when the conoroi signals are valid will enter the latch. When any one of the control signals re­turns high, the data is latched.
0« n --------DM 0( 1 . . .
I 4 ) MV 9AM «
Figure 5. AD567 Block Diagram
(S' WR A3 A2 Al AO Operation
1 X X X X X N o O perationX 1 X X X X N o O peration
0 0 1 1 1 0 Enable 4 LSBs o f  First Rank
0 0 1 1 0 1 Enable 4  Middle Bits o f First Rank
0 0 1 0 I 1 Enable 4  MSBs o f First Rank
0 0 0 1 1 1 L oads S eco n d  Rank from  First Rank
0 0 0 0 0 0 A ll L atch es Transparent
"X” = Don’t Care
Table II. AD567 Truth Table
The double-buffered latch permits data to be loaded into the first rank latches of several AD567s and subsequently strobed into the second rank registers of ail the DACs. All analog out­puts will then update simultaneously.
4-BIT PROCESSOR INTERFACEMany industrial control applications use four-bit microproces­sors but require 12-bit accurate analog control voltages. The .AD567 is well suited to these applications, due to its flexible control structure.
xoo load 4lsb*
X01 lOAO 4 M>CXX£ BITS
X10 lOAO 4 MSB,
XII UPOATEOUm/T
Figure 6. Address/ng for 4~3it Microprocessor Interface
Each AD567 occupies four locations in a 4-bit microprocessor system. A single 74LS139 2-to-4 decoder is used to provide sequential addresses for the four AD567 registers. CS is de­rived from an address decoder driven from the high order address bits. The system WR is used for the WR input of the AD567.
8-BIT MICROPROCESSOR INTERFACE The AD567 interfaces easily to 8-bit microprocessor systems of ail types. The control logic makes possible the use of right- or left-justified data formats.
Whenever a 12-bit DAC is loaded from an 8-bit bus, two bytes are required. If the program considers the data to be a 12-bit binary fraction (between 0 and 4095/4096), the data is left- justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right- justified data calls for the eight least significant bits to occupy one byte, with the 4 most significant bits residing in the lower half of another byte, simplifying integer arithmetic.
MICROPROCESSOR BUS INTERFACING The AD567 interface logic is configured with enough flexi­bility to allow relatively simple interface to the various micro­processor bus structures. The required control signals, CS and WR, are easily derived in most systems. Usually a base address is decoded, and this active-low signal is used for CS (Chip Select). Either I/O Write or Memory Write can be used for WR, depending on the system design. The relative timing of these signals is not important and they are interchangeable.
The address lines determine which of the latches are being enabled. It is permissible to enable two or more latches simultaneously, as in the examples of 8-, 12-, and 16-bit interfaces.
0811 DB10 089 088 DB7 086 085 084
083 082 081 080 X X X X
a. Left Justified
X X X X DB11 0810 0B9 088
087 088 085 084 083 0 B2 OBI 080
b. Right Justified
Figure 7. 12-Bit Data Formats fo r 8 -B it Systems

















Figure 8 shows an addressing scheme for use with an AD567 set up for left-justified data in an 8-bit system. The base ad­dress is decoded from the high-order address bits and the re­sultant active-low signal is applied to CS. The two LSBs of the address bus are connected as shown to the AD567 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.
Figure 8. Left-Justified 8-Bit Bus interface 




















A 0 S 6 7
Figure 9. Right-Justified 8-Bit Bus Interface 
USING MULTIPLE AD567 DACS IN 8-BIT SYSTEMS 
Many applications use multiple digital-to-analog converters 
driven from the same data bus. For example, automatic test 
equipment systems often require all analog outputs to be 
produced simultaneously. Vector-scan graphic systems require 
that the X and Y coordinates of the stroke endpoints be up­
dated simultaneously. The AD567 can be used with a very 
simple address decoder to perform this function, as shown 
in Figure 10. The 74LS139 two-line to four-line decoder and 
one inverter provide a set of distinct address pulses which 
assign the registers of the two DACs to a block of consecutive 
memory locations. In this circuit, write operations to addres­
ses XOOO and X001 load the first rank registers of one DAC 
in a right-justified data format. Addresses X010 and X011 
load the first rank of another OAC, also in a right-justified 
format. A write to any address from X100 to XI11 will load 
the second rank registers of both DACs simultaneously from 
their respective first rank registers. ,vi r>









A2 A1 AO OPERATION
0 0 0 LOAD «LS8 -  X OAC
0 0 t LOAD 4MSB -  X OAC
0 1 0 LOAD SLSB -  Y OAC
0 1 \ LOAD 4M3S -  Y OAC
1 X X UPDATE BOTH OACS
TO CS INRUT 
(BOTH OAC3)
TO AO. A l  X OAC 
TO A 7 X OAC 
TO AO. A l  V OAC 
TO A2 Y OAC
TO A3. BOTH DACS
TO i*R  INPUT 
(BOTH DACS)
Figure 10. Addressing for Two DACs (Right-Justified) on 
8-Bit BusUSING THE AD567 WITH 12- AND 16-BIT BUSES The AD567 is easily interfaced to 12- and 16-bit data buses. In this operation, ail four address lines (AO through A3) are tied to low, and the latch is enabled by CS and WR going low. The AD56 7 thus occupies a single memory location.
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OB 10 00« 000 
0 0 7  000 009 
0 0 4  






A 0 5 6 7
Figure 11. Connections for 12- and 16-Bit Bus interface 
DIGITAL INPUT CONSIDERATIONS
The threshold of the digital input circuitry is set at 1.4 volts and docs not vary with supply voltage. The input lines can thus interface with any type of 5 volt logic. The configuration of the input circuit is shown in Figure 12. The input line can be modeled as a 30kfl resistance connected to a -0.7V rail, in parallel with a 5pF capacitance to ground.
Figure 12. Equivalent Digital Input Circuit
HEF4069UB
gates






Fig. 1 Functional diagram. 
V00
VSS 7Z 8 4 37 1
Fig. 3 Schematic diagram (one inverter).
raiïïT_JâLM_HJ?T_m
voo U Oç Ï5 °5 U o«.
D HEF4069UB
Ii o. I 2 0 2 I3 o 3 Vss
LU a  LU lid LU LU LU
7 Z 7 3 M S
Fig. 2 Pinning diagram.
HEF4069UBP : 14-lead DIL; plastic (SOT-27K, M, T). 
HEF4069UBD: 14-lead DlL;ceramic(cerdip) (SOT-73). 
HEF4069UBT: 14-lead mini-pack; plastic 
(SO-14; SOT-108A).
F A M IL Y  O A TA
•OD L IM IT S  category GATES
see Fam ily Specifications






J  V gates
QUADRUPLE 2-INPUT OR GATE
The HEF4071 8 is a positive  logic Q u adrup le  2-inout OR gate. The o u tp u ts  are  fu lly  b u ffe re d  fo r  
mgnest noise im m u n ity  and p a tte rn  in sen s itiv ity  o f  o u tp u t  im pedance.
Fig. 1 Functional diagram.
î«3 j [Î2] fi7| T l
k o
T
* 9 *7 0 . h Is
'—\  
—' HE F4071BGL h 0 , o 2 *3 u Vss
Ü J U J III 1 5 i ! 61 LlI:i*mi
Fig. 2 Pinning diagram.
HEF40718P : 14-lead OIL; plastic (SOT-27K, M, T). 
HEF407180: 14-lead OIL;ceramic(cerdip) (SOT-73). 




7 Z 7 S 4 2 3  1
Fig. 3 Logic diagram (one gate).
FA M ILY OATA
Iq q  LIM ITS category GATES
see Family Specifications
9  Products approved to CECO 90  104-047.
f
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ACTION TABLE
INPUTS OUTPUTS
A, 70 T 2 3 4 5 8
H H H H H H H H
H H H H H H H H
H H H H H H H H
L H H H H H H H
H L H H H H H H
H H L H H H H H
H H H L H H H H
H H H H L H H H
H H H H H L H H
H H H H H H L H
H H H H H H H L
le v « *  v,w*9» i«v*
c * .




O ctal B u ffers  (3 -S ta te )
P ro d u ct S p ec ifica tio n
74 L S 2 4 4 , S 2 4 4
FUNCTION TABLE
TYPE TYPICAL PROPAGATION 
DELAY
! TYPICAL SUPPLY CURRENT ! 
j (TOTAL)
I 74LS244 * 2ns 25mA
! 74S244 !( 5ns n 2mA
INPUTS OUTPUTS ORDERING CODE
! 3Ea ' I, Ö l*  1 >b Y. Y* PACKAGES COMMERCIAL RANGEVcc = 5V t5%: Ta -  0*C to ♦  70*C
L
H
i , > t ;
L I
L L 1 H L ! H ! H !*  ■ Mastic DIP N74LS244N 74S244N
I *  ! X ■ H ' X (Z) i >:Z) j Piasoc SOL-20 74LS2440 j
H » high vortage -?v« HOTE:
l  -  LOW s& iaqe •<***< =ot ,niorm zitQr) r#qaroir<q a-evic« orocassaO to M *tary S oeo 'caixxn  s»e tn« S*gneocs M *tary Products
X -  Oon t ca/e 3ata Manua*
(Z) * wtGH rmoeoance ¡orti stai#
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
1 P,NS DESCRIPTION 74S 74LS
AM nouts 1 1 Sul 1 LSul
Ail •Du touts 24Sui 30LSul
HOTE:
A 74S unn load (Su<) r$ 50 uA t,M and -2.0mA l^ . and a 74LS unrt load (LSuO <s 20 uA  and - 0  amA
IN CONFIGURATION LOGIC SYMBOL
i I - '**' 70I , VO - An '0
LOGIC SYMBOL (IEEE/IEC)
L j e *t »  ^ U  EMI J J  EM7ZL r2
u ’ V _ n







I Ii • »► .*■»




• Octal bidirectional bus interface
•  3-State Duffer outputs
•  PNP mputs for reduced loading
•  Hysteresis on all Data inputs
DESCRIPTION
-32-5  s an octal t'ansceiver ?ea- unng ncr-.r..-ert.ng 3-Slate cus comoati- 
j j ’Duts n com send and receive 
brect;ons "h© cutouts are an caoacie of 
mkmg 24~ a and sourcing uo to ’ 5mA. 
rocuCiig ¿erv good :aoaci!>ve drive 
iarac’r-fist»rs "he  device 'eatures a 
•̂0 Erast© ;CSi -'out for e3 sv cascad- 
3 3nd a 3eno/Recerve tS /R ) mout for 
"SCtfOn control. All data nputs have 






Octal Transceiver (3-State) 
P ro d u c t S p e c ific a tio n
I TYPE TYPICAL PROPAGATION 
DELAY
TYPICAL SUPPLY CURRENT 
tTOTAL)
' 74LS2-Î5 ■3 ns 58 mA
ORDERING CODE
PACKAGES COMMERCIAL RANGEVcc = 5V • 5%; TA = O'C to ♦ 7<TC
3,astic 3!P N74LS245N
Plastic SOL 20 N74LS2450
NOTE:
r of •ntof'r>ai>on reoa'doq jov-cts caressec ?o \«*»«tarv Socc K îtC^s sec •*'#» >oco'w-s m**»*»̂  P'oou-::s Odia Vanna-
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS DESCRIPTION 74LS
All 'iDulS t LSul
All OutDUlS jOLSul
NOTE:
.vrive a ’ 4tS unri oad leSuO •% ZCuA >,, arei l 4mA i..
LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC)
5 —12 4 353 0482 *!$..«}




; c f  ! s/R A*» Bn
: L i L A -  8 INPUTSi L H INPUT 8 - A
: H ! XJ -  (Z) (Z)
h  “  h ig h  vo lta ge  le ve l 
L  •  L O W  vo lta ge  le ve l 
X -  O on  t ca re
,Z> -  h ig h  « n p e a a n ce  o t f  state
ABSOLUTE MAXIMUM RATINGS Over operating tree-ar temperature range unless otherwise noted)
PARAMETER ; 74LS i UNIT
•CC Supply voltage 1 7.0 ! V
input voltage -0 .5  to +7.0 | V
:‘N input current j -3 0  to + 1 I mA
• O U T Voltage applied to output n  h ig h  output state 1 -0 .5  to + V (x i V
A Operating Jree-air temperature range i 0 to 70 j •c
note






1 Mm I Norn Max
“ “ j UNIT
7cc Supply voltage ; 4.75 ! 5.0 5.25 ! v
HtGM-ievei input voltage i 2-0 l - 4 -  v
A. LOW-ievei inout voltage »i +0.8 i v
inout damp cxrrent \ — -18 mA
OH HlGH4evei output current
_ i ! -1 5 1 I
CL LOW-level output current ! 24 ! ITlA |
' A Operating free-ar temperature Î ° ____________ I 70 J _____^ ______1
December 4. 1985 5-425
Signetics
Logic Products
74LS373, 74LS374, S373, 
S374
Latches/Flip-FIops
'373 Octal Transparent Latch With 3-State Outputs 
'374 Octal D Flip-Flop With 3-State Outputs 
P roduct Specification
FEATURES^
• 8-bit transparent latch— 373
• 8-bit positive, edge-triggered 
register —  '374
« 3-State output buffers
• Common 3-State Output Enable
• independent register and 3-State 
suffer operation
DESCRIPTION
~-a 373 is an octal transparent latch 
;:jp ie d  to eight 3-State cutout butters. 
~-e two sections of the device are 
::ntrolled independently by Latch En- 
=c>e (E) and Output Enable ( OE) control 
;ates.
TYPE TYPICAL PROPAGATION DELAY











Vcc = 5Vt5%; TA = 03C to >70°C
!
!
Plastic DIP ! N74LS372N. NI74S373N. N74|_S374N N74S374N 11
Plastic SOL-20 1
1
N74LS373D. N74S373D. N74LS3740. N74S3740 !1
N O TE:
For mlor matron regarding devices processed to Military Soecrlications. see the Sureties Military Products 
Data Manual.
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS i DESCRIPTION 74S i 74LS
— ij
j All Inputs 1 Sul 1 LSui
I
j
All Outputs j iQSul 30LSul
N O TE: - —  -




* e 13 »CCE 3  <*»
Cl 3  Ore 3  ».
a ,  E 3  ««
<h X•» c □  »»
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LOGIC SYMBOL (IEEE/EC)
'373 '374
! L t * CM 1 »
” — W  c i M J T >C1
p _________ dÌ 10  <7 2.........  J___ «0 >  7 7
4 1 1
r t •
1 •.....— « »
11 — i  . ¿ _ i f
.4 — 1 u
i f - J l  i r ___ If
i f - Ä  . . I f
December 4, 1985 5-527 853-0480 81500
Signeftcs Logic Products Product Specification
Latches/Flip-Flops 74LS373, 74LS374, S373, S374
The data on the D inputs are transferred to 
me latcn outouts wnen the Latch Enaole (E) 
nout is HIGH. The iatch remains transoarent 
;o the cata mouts wnile E is HIGH, and stores 
the cata present one set-uo time oefore the 
HiGH-to-LOW enaole transition. The enaole 
gate has nvsteresis built m to neip minimize 
orooiems Tiat signal and ground noise can 
cause on the .atoning operation.
'he 3-State output buffers are designed to 
drive -eavuv oadeo 3-State buses, MOS 
memories. or ‘/O S  microorocessors. The ac­
tive lQW Output Enaole 01) controls all 
agnt 3-State ourfers independent of the tatcn
operation, '//hen C l is LOW. the latched or 
transoarent data appears at the outputs. 
When C l is HIGH, the outputs are in the 
HIGH impedance "off" state, wrncn means 
they will neither drive nor load the bus.
The 374 is an 8-bit. edge-mggered register 
couoied to e#gnt 3-State output Puffers. The 
two sections of the device are controlled 
independently by the Clock (CP) and Output 
Enaoie (0?) control gates.
The register is fuily edge triggered. The state 
of each D -nout. one set-uo time betore the 
lOW-io-h iGH c io c k  transition. s transferred
to the corresponding flip-floo s Q outouL The 
clock buffer has hysteresis built n  to neio 
minimize prooiems that signal and ground 
noise can cause on the clocking operation.
The 3-State output buffers are designed to 
drive heavily oaoed 3-State cuses. MGS 
memories, or MCS microprocessors. The ac­
tive LOW Output Enable (.01) controls ail 
eight 3-State buffers ¡naeoencem of the reg­
ister operaoon. When 01* is LOW. the data m 
the register appears at the outputs. When Cl 
is HIGH, the outouts are m the h ig h  imped­
ance off" state. *nicn means they *iii 
neither drive nor load the Dus.
LOGIC DIAGRAM, '373
h i
Vcc ■ ̂  « SNO-Pw* '0
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INTcHNAL n c ü lo l t n
Q o -Q r
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1 Enaole and read register






Latcn and ^ead register
'. ! L ¡ 1 
L 1 l  ! 1
L I L 
H H
-aten 'eg.’ster and di sa Die outouts j h , l j h
L j ;z) 
H Z)
uecemoer 4 . ’ 985 5-528
* * * rv u  Z *  C \ ‘SALS ?'•*• L:7 '  '  - 
7 ^ L ^ ' S7 A S .V S ^ L S -T 4 c  S rri J
® MOTOROLA
DESCRIPTION — The SN54L S /74LS682 thaï SN54L S /74LS689 are 
8-bit magnitude comparators 77These~device~TYpes are designed to 
perform compensons between two eight-bit binary or BCD words. ̂ 11 — 
device types provide P =  Q outputs and the LS682 thru LS687 have P >
Q outputs-aiso. -L ---------------' u.........——-L-JL  --------------------- -------------oa- ; .... ~z '• c8-
Tha.üSeBZ, LS584, US686 andJ>S688 are totem pole devices. The__
LS6S3 . LS585. LS687 and LS689 are open-collector devices.
The LS682 and LS683 have a 20 kO pullup resistor on the Q inputs for 
analog or switch datar ' 7
2JA3V13 •  S 8 3 8 J b r \2 J ^ 5 H 3




IN P U T S ----- OUTPUTS -
E N A B LE S
TYPE
‘ * 0UTP1JT O U TP U T -*■/ vl'Vi ‘ — _______
P =  Q
_P 5 , °  1 e n a b l e
P U L L U P -------------------« «C O N F IG U R A T IO N  ! P. Q G. G1 G 2  !' P =  Q P >  Q
LS682 ves ves no totem -ode | yes P -  Q L
' L
L ... - ,  
H -
' L ' i L
' L ! H ”
■/ L -  U  H 





LS683 ves- • yes-'* 1 • no •
P >  Q
ooen-collector yes q
LS684 ves ves no totem-oo*e '  j no X
LS685 ves - ves' 1 '- no . 7> ooen-collector • '  j no -• ’ *  'î r  ' *-• __________ ' 1_
LS686 ves '- > e r  !* ves : T - , r « m  r  n  1 ■ 1 H *  tHQ*\ ! • * * .  L =* X =  T»  toronv-oo*« j 1*0
LS687 v«s " ves ! ves ooen-cd  lector i no • '•




S N 5 4 L S /7 4 L S 8 8 2
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ï ï ]  Q7
77] FT 
TJ] oa 7s}~ 
77} q* 
77] n  77) cm 
77] F4
C O N N E C T IO N  D IA G R A M S____CTOPVtEWl___
S N S A L S /7 4 L S 6 8 8
S N 6 4 L S /7 A L S 6 8 7
-F5TT E T U I -77] Ü 
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J Suffn — Case 732-03 (Ceramic) 
N Suff* — Case 738-01 (Plesoe)
J Suffix — Case 758-01 (Ceram«) 
N Suffix — Case 724-02 (Plasnc)
S N 6 -4 L S /7 4 L S 6 8 8
S N 5 4 L S /7 4 L S 6 S 9
J Suffix — Case 732-03 (Ceram«) 
N Suffix — Case 738-01 (Ptesoc)
no c .





Hex Inverter Schmitt Trigger 
P ro d u c t S p ec ificatio n
7 4 1 4 , L S 1 4
DESCRIPTION
The ’ 14 contains six logic inverters 
which accept standard TTL mout signals 
and provide standard TTL output levels. 
They are capaole of transforming slowiy 
cnanging input signals into snarpty de­
fined. ¡¡tter-free output signals. !n addi­
tion. they have greater noise margin 
than conventional inverters.
Eacn circuit contains a Schmitt trigger 
followed by a Darlington level shifter and 
a phase splitter driving a TTL totem-pole 
output The Schmitt trigger uses positive 
feedback to effectively speed-up slow 
mout transition, and provide different 
<nput threshold voltages for positive and 
negative-going transitions. This hystere­
sis between the positive-going and ne­
gative-going nput thresnolds (typically 
300mV) is determined internally Oy resis­
tor ratios and is essentially insensitive to 
temperature and supply voltage varia­
tions.
TYPE j TYPICAL PROPAGATION 
DELAY
; TYPICAL SUPPLY CURRENT 
(TOTAL)
7414 j 15ns 31mA





» V cc = 5V ; S% : T* = 0*C to ♦  70*C1 Pi as  nc DIP j N 7414N, N 74LS14N
Plastic SO j _ N 7 4 L S U 0
MO f t
-o r •niormjbor» reça/oaig twv*_«rs ptoctn*>*c to M**iary Specifications, see ine 5*jnet»cs Mibta/y Products 
Oaia Manuw
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS I DESCRIPTION 74 74LS
n
A j InoutS lui 1 LSol I
y
.1 Output 'Oui 'OLSui 1
MOTE:
w nere a /4 urvt toad lut) is understood to oe *OuA i M and -  1 6mA l v and ’ai. S un»i toad (LSoi) >s
20uA i.M and -0
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Gates _ _  ___
Quad Two-Input OR Gate
Product Specification*- - *0-- *p h j
r&ct- >éjĉ £fûmfk:
* ' ' ' iT
7-43C23ÄK)
***%-- - ' *»' A . _w>
Ï
i  ”  TYPE TYPICAL PROPAGATION DELAY
TYPICAL SUPPLY CURRENT
(TOTAL) 1
74321 — 12ns 19mA ...
74LS32 l*ns I 4.0mA












Vcc = 5Y±5V Ta = 0*C to + 7Ü*C -  i—
Plasoc OtP N7432N, N74LS32N. N74S32N
Plssac SO-14i---------------------------- - ---- N74LS32D, N74S32D
MOTE:
Por n c im u u i reçm in g  oaw eas pr o o tM d  a  Mtitary Spaa ftcsa ona. j m  trw S grucg  MMtvy Product*
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS DESCRIPTION 74 74S 74LS
A. 3 incuts 1ii 1SuI 1L&Ì .
V Output j I0ti 10Sti 10LSul
MOTE: ,
* * * • •  a 74 und load (uQ a uxaam ood a  oa *O u A  and - 1 8mA i ^ m i  7*S m t load (Sid) •  
50mA Im and -2.0mA and a ?*LS warn load (LSu8 a 20 *A l*  and -OAmA
LOGIC SYMBOL LOGIC SYMBOL (IEEE/1EC) —-





Quad Two-Input NANO Buffers (Open Collectors) 
Product Specification
TYPE TYPICAL PROPAGATION TYPICAL SUPPLY CURRENTDELAY (TOTAL)
7438 13ns 28mA j
; 74LS38 19ns 3.5mA i








H - HtGH vex tage lave« 
I» “ LOW voftage level
ORDERING CODE
.. .............. ' '
PACKAGES COMMERCIAL RANGE
Vcc s 5V t5% *' t a = 0*C to +7<TC
Plastic 0IP N7438N. N74LS38N, N74S38N
Plastic SO N74S380. N74LS380
MOTE:
For information regarding devices processed to Military Specifications, see me Signetics Military Products 
Data Manual.
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS ! DESCRIPTION ! 74 74S 74LS
A. 3 ; Inouïs 1ui 2 Sul iLSul
Y Output 30uJ ! 30Suij .... --•* 30LSul
MOTE;
Where a 74 ur*t load (ut) is understood to De *QuA <>h and - t 6mA t.u. a 74S unit load (Sul) is 50 uA i,H and 
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P ro d u c t S p ec ifica tio n
FEATURES
•  Demultiplexing capability
•  Multiple input enable for easy 
expansion
• Ideal for memory chip select 
decoding
•  Direct replacement for Intel 3205 
DESCRIPTION
The '138 decoder accepts three binary 
weighted inputs (A^, A1t A2) and wnen 
enaoled. provides eight mutually exclu­
sive. active LOW outputs (0 -  7). The 
device features three Enable inputs: two 
active LOW (E1t E2) and one active 
HIGH (E3). Every output wiil oe HIGH 
unless c , and E j are LOW and £3 is 
HIGH. This multiple enable function aJ- 
ows easy parallel expansion of the de­
vice to a l-of-32 (5 lines to 32 lines) 
decoder with iust four ' 138s and one 
nverter.
The device can be used as an eignt 
output demultiplexer by using one of the 
active LOW Enable inouts as the Data 
¡nput ana the remaining Enable inputs as 
strooes. Enable inputs not used must be 
permanently tied to their approonate 
active HIGH or active LOW state.
TYPE
TYPICAL PROPAGATION j TYPICAL SUPPLY CURRENT
DELAY (TOTAL)
74LS138 20ns 1 6 3mA




Vcc = 5V : 5%: Ta = 0*C to + 70*C
Mastic OIP N74S138N N74LS138N
^asuc SO N74LS1380. N74S1380
HOTE;
fo r  mi<xmaoon reganxng ôev»ces ex oc es sea to Mrfrtary Soecihcaùoos see ine S^nencs M ittary Products 
O a u  Manual.
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS j DESCRIPTION 74S 74LS
ab inputs '  Sul 1 LSui
AH Outputs tOSui lOLSul
MOTE;
•vnere a U S  umt toad (Sul) is 50uA l.M and -  2 OmA i^. ano a -'JLS unit loaö (lSo«l u  20uA Uh  ana - 0  amA •v
PIN CONFIGURATION LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC)
!hi
Ì!j
s e d ZS vcc
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C .l  OPERATION AND MODIFICATIONS
The m otor control signal produced by the digital to analog converter 
residen t on the interface PCB can be regulated by software to be 
between +10  and -10  volts.
The DC servo-motor in the gripper requires a voltage between +12v 
and -12v for operation. The digital to analog output signal is amplified 
to provide sufficient current. In this work the digital to analog output 
signal has been amplified using a push-pull amplifier as shown in 
Fig.(C-l). The am plifier featu res proportional-in tegral control, as 
explained later. If the inpu t signal is positive, transisto r Qx tu rn s on 
and Q4 tu rn s  off. Qi being on allows Q2 and Q3 to tu rn  on, allowing
positive supply voltage to reach the motor. A negative inpu t signal 
tu rn s  Q4 on and Qi goes off. Transistors Q5 and Q6 are also on, allowing
negative supply voltage to reach the motor.
The PI controller in the circuit uses velocity feedback, by m easuring 
back-em f across the motor arm ature using a differential amplifier (Fig. 
(C-2)).
Knowing th a t in DC servo-motors, back-emf is given by:
eg = keio (C-l)
BI
BB
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P o we r S u p p l y  C o n n e c t i o n s
U1
7 P o a i t i v o  3u pp ly +1 2v
4 N e g a t i v e  S u p p l y  -12v
U2
7 P o a l t i v a  S u p p l y  +I2v
4 N e g a t i v e  S u p p l y  -l2v
U3
7 P o a l t i v a  Su pp ly +I2v
4 N e g a t i v e  3 u p p l y  -12v
U4
7 P o a l t i v a  3u pp ly +I2v
4 N e g a t i v e  Su pp ly -I2v
UB
7 P o a l t l v e  S u p p l y  +I2v




Th e U n i v e r s i t y  of W o l l o n g o n g
De pt of E l e c t r i c a l  and c o m p u t e r  e n g i n e e r i n g  
Bv:______ M a n e o u r  B a rn au l____________________________ __
Ti tl e
P U S H - P U L L  A M P L I F I E R
Si ze
S
D o c u m e n t  ."Jumper RE V
1
aaiiL ___ Macao__a—..laaelShBot____ 2_a1— __a
t
Fig.(C -l) The p u sh -p u ll am plifier
w here
APPENDIX (C) 22 5
ke=Back-emf constant 
co=Motor shaft velocity
The differential amplifier can m easure and amplify eg and act as 
velocity feedback.
Recalling the motor equation from chapter 3:
Va=la-Ra k^O (C_2)
where L, the motor inductance, is assum ed to be negligible.
C5
Fig.(C-2) Deriving the shaft velocity
Looking a t Fig.(C-2) the difference between the two voltages ,va and 
Ia.R i4 is amplified to provide Vo. Since the curren t pick-up resistor 
(R14) is not equal to the arm ature resistance (Ra ), care should be 
taken  to provide proper amplification. For th is reason the variable 
resisto r R 17 has been used. The capacitor in the feed-back loop does 
not act as an integrator element. It is used to accelerate the response 
of the system  and also filter the noise from the input.
The type of PI controller used is shown in Fig.(C-3).
APPENDIX (C) 22 6
R 22
From Fig.(C-3):





When error e is zero, actuating signal Va is zero in the P-controller. 
With an  I-controller, Va rem ains a t the previously attained value. The 
sam e case is for the P and I parts  of the Pi-controller. When the 
controller has m ade the actual velocity signal equal to the desired 
value, then  the proportional part of the actuating signal disappears, 
and an actuating signal is left which is only due to the integrator part.
The characteristic param eters of the P-controller is gain, Kp:
KP.e=Va (C-4)
APPENDIX CC) 2 2 7
The characteristic  param eter of the I-controller is the in tegration 
tim e Ti. A shorter integration time implies a  faster change in the 
actuating signal.
The product of the two characteristic param eters of the Pi-controller 
is called the ‘Integral Action Time’ Tn, where:
Tn=KP.Ti (C-5)
This is the second characteristic param eter of the Pi-controller, the 
first one being the proportional gain factor, Kp. The magnitude of this 
dim ensionless factor (Kp) is determined by the value of resistance R3 
in the feedback circuit around the operational amplifier and Ri and 
R22- To set a  certain value of Kp, first the values of Ri and R22 in the 
actual value input should be known. The following formula then can be 
used:
R RKp= (Ri=R22) (C-6)
If the desired velocity of the motor is compared to the actual velocity 
and the difference is zero, the velocity will not have to be changed. 
The o u tp u t of the P-controller always covers any requirem ents 
accelerating the motor. If Vi equals V©, the required acceleration is 
zero. The motor runs a t the current velocity, unless there is a  need for 
any acceleration or deceleration. If there is any difference between Vj 
and Va, the controller should decelerate or accelerate the motor in 
accordance with the sign of V0(=Va/A) until Vj and Vm are equal.
The in tegration  time of the Pi-controller is determ ined by the 
capacitor Ci, tha t is:
Ti=R22'Ci (C-7)
APPENDIX (C) 2 2 8
The integral action time using Eq.(C-5) will be,
Tn=R2.Ci (C-8)
To prevent any saturation in the amplifier, a back to back zener diode 
network (see Fig.(C-l)) is added to act as a  limiting element.
To minimize the other noise effects, the amplifier has been designed 
using  low-noise components such  as TL071 op-amp, and BC556, 
BC547, TIP31C and TIP32C transistors. High frequency noise is also 
filtered using a  fifth order low-pass Butterworth filter (Appendix A), 
which also employs the TL071 and due to its high input impedance 
acts as a  voltage follower to minimize load effects from the interface 
board (Analog to Digital chip).
Since the motor uses high current, it is essential to use the power 
transistors Q3 and Q6 with heat-sinks.
To set up the back emf circuit correctly, the variable resistor R17 (see 
Fig.(C-l)) m ust be adjusted so that when the input voltage (AOP20V) is 
zero the voltage across the motor m ust be zero too.





• _ : w  COST
• EAST TO MOUNT
• NO SIGNAL ADJUSTMENT REQUIRED
• INSENSITIVE TO RADIAL AND AXIAL PLAY
• SMALL SIZE
• - L T C  to *00° C OPERATING TEMPERATURE
• - * C  CHANNEL QUADRATURE OUTPUT
• — L COMPATIBLE
• SINGLE 5 V SUPPLY
Description
-ECS-r'CO series s a mgn oerfcrmance. ow cost. 
: c: ca. ~cre*~enrai encocer mccu.e. .Vhen coerateo n con- 
_~c: n  -vstn a cooewneci. tins mcouie detects rotary 
:cs : an. ~'~e mocuie consists of a ¡enseo LED source ana a 
: s tr r :c ' C enclosed n a small C-snacec oiastic oacxage. 
2_e *o a "•gniv coilimatec iignt source ana a umaue cncto- 
:e*=<rc' array. me mocuie :s extremely tolerant to mounting 
-  sa. c.“ ~ e n i
~~e -.vc crarmei digital cutouts ana me single 5 7 suodiv 
"out are accessed tnrougn ''our 3.C25 ncn sauare oins 
seated on G.l ncn centers.
Package Dimensions
m3?-'- - ‘. L4. d-T̂-- -CtLl - - t dj -D' m-D
~ re  stancare 'esoiutions aresentiv avaiiaoie are 250 C?R 
ana 500 DPR ;or jse  .vit.n a -*EES-5f00 senes cocewreei 
cr tre  ecu^vaient. Consult oca) Hewiert-^acxara sajes reore- 
sentauves *or custom resolutions.
Applications
~ue -ECS-9100 orovices socnisticatea motion detection at 
a aw cost, maxing t deal '"or mgn /oiume aooncations. 
3/0103) aooiications nciuce annters. oiotters. tace enves. 
ana ‘actory automation eouioment.
! ESC WARNING. NORMAL HANDLING PRECAUTIONS 
' SHOULD 3E ~AKEN ~0 AVOID STATIC DISCHARGE.
-2S.7CI.051
OTTOH
1 “  "S S  i ~ 3-38S.ia sia |
fcSTfCTTi
r (O2Df>0v.1 ^  H - M MT111fit




iM iTTSa SECTION CG OE 0ETECTC3 SECT'ON»VHESL
Theory of Operation
~~e — EDS-91QQ s 3 D-snaoed emitter detector -"ecu e. 
2c-o:eo with a cocewneei t translates the rotary motion of 
3 s~art ;nto a two-cnannei digital cutout.
Output Waveforms
dotation
Shaft - s ta t io n  =  260 m echan ica l degrees 
=  N cycies
- r /c :e  c; =  250 e ie c trc a i degrees 3ei 
=  * ca r ano win c o w  oa ir
^■j.se "heir. ~~e "u.mcer ct eiectrcai degrees that an 
Gutout 5 ~ ch curing * cvce. "h is  .aiue s ~c-mmaily *80 3e 
cr : cvce.
-u.se .Vior.n Error - A/3': "he  deviation, n electrical cagrees, 
a: :ne cu.se width ‘rem 3  meai value of *80 3e. ; >
Slate .‘h c it i S i' 'T ie numoer of eiectrcai degrees cetween 
a transition n the outout of channel A and the neignconng 
mansition n the cutout of channel 3. 'T e re  are « states cer 
cvcie. each nominally 90 3 e.* ' i
Slate ,‘h c tn  Error 'AS): T ie  deviation, n eiectncal degrees, 
of each state width Tom its iceai value of 9-3° e.
2hase 01: "h e  '»umcer of eiectncai degrees oetween the s| 
center of the n:gn state of channel A and the center of the i 
moh state of channel 3. "h is value s nominally 90° 9 ‘or { 
cuacrature ouiouL j:
3 hase Error Ao/: "he  deviation of the onase Tom its ideal 
.aiue of 90 3 e.
D irecron  o f Rotation: When the codewneei rotates m the 
direction of the arrow on too of the moouie, channel A will 
eaa channel 3. >f the cocewneei mtates in the opposite
direction, cnannei 3 will ¡eaa channel A. . •»
Coticat Racius RzoJ: The distance from the codewneei's e 
center of "otation to ’he ooticai center 'O.C.) of the encoder 
moduie. 1
Absolute Maximum Ratings
- 5  seen n the c ocx  diagram . the m odu ie  con ta ins a s inc  e 
_.gnt E m itting  2 c c e  LED) as ts >gnt source. ~'**e a r t  s 
oo iiim ated n to  a caranei ceam  cy m eans c f a s.ng e e^s 
seated d ire c t:/ over m e _ED. D c c c s ite  tne em .rter 5 me 
"te g ra te d  de tecto r o ircu iL  "h is  C cons is ts  ot m u .to  e sets 
of ono tode tec tc rs  and me signal c rocessm g o irc u .tr /  ~e- 
sessarv to o rco uce  the cigua i waveform s.
~we soce w re e i m tates oerween the em itte r and aetectcr.
causing the ¡gnt ceam  to oe n te rru o ted  cy  m e cartern cf
■ scaces and Oars on the cccew nee i. " h e  c n o to c ic c e s  w n c h
oetect these n te rru c tion s  are arranged n a oar.ern mat
corresponds to the 'ac tus  and assign of tne oocewneei.
~~ese de tec to rs  are aiso soacec suc.n tha t a ..gnt ce n o d  on
m e  oair c f de tecto rs  cc rreso on as to  a aarx cenod  on the
« ac iacent ca ir o f de tectors, " h e  o n o to a io c e  cu to u ts  are then
• 'eo through the signal processing circuitry ' “suiting n A. A.
i 3  ana 3. "w o  com oara to rs  'ece ive  these siona is ana arc­: -
duce the *'inai cu to u ts  ‘o r channe ls A anc 3. Due ’O this
ntegrated phasing tecn«niaue. the d ig ita l cu to u t of channel
A 5 .n c u a c ra tu re  w ith  m at o f ch a nn e l 3  19 0 de grees  c u t of
anasei.
Definitions ’
Count (N) = The numoer of oar ana window oairs or 
counts oer revolution tCP3) of the cocewneei.
2
Recommended Operating conditions
^S ym bol-.^ W a ^U n its^ Notes.ÿ?p^f.
" • '*'**• T? ' *J»* * -
: Tèmperature 7^Ç fZ P ::rJ ,
•♦if fy»
■>*¿4 ■ 100'flÇi-»- tàpî 42 C & ««**» -«s»-»'» • •. -v̂  v »’«v* •i~*r
! •.•c.mO'fc':-.. « v
Supply V o ^ g ë rf^ ^ p îs g p . ~ ~ V C c : 7  *v? -T.««*. n. O ̂ .r=p-i *t v. i. •<>.-?' • -'s *-s^. i* u
^¿sS ^* zX ? .Z i
^Volts'? *PP 1 e2 * ^ '  S ^ < 1 0 b m V p ^ p g l
Loan Capacitance = ngjfe
.-"*7 * : w *.ir 1 » V«L; »0̂ * # » ’> * r
0*1 O Q -^' -iFET-’ T Ü
. 5iii# &***.** ->*-*.*»«——■%* -v r®v- *
> ^ 3 '.2  Kfl pull-upr-m 
xnrrrr'res is t o
Count Frequency T f "  ‘ ÿ. - . - •' —------•V'-
L̂ i___________
m îTT
r S ^ o o f S
5âVelocity(rpm)xNTirò------------ , — - — ,_
Note: ~'-e —ccu ie  perform ance is guaranteed to '00  KHZ Put can operate at - te n e r frequencies.
Encoding Characteristics
z.~zzz.~z r^a rac îe ris tics  over Recom m enced Ooeratmg 3 ange and Recommenced M ounting '"oierances. These
m sra c te -s ros  oo not include coaewneel contrioutions.
3 ara met e f - Symbol : Typ.
1 ' Case 1 o 
! ' ’ Max.
. Case 2 
~ Max. ; : - Units
>1: *'A
T'h Noteso^r '1
- ,  s e cr~ Error ~T ; Ap 7 . t.» ° 40 T  ■- elec, deg . 2;2
_og:c Stane .Vioth Error AS - 5 I * 20 • ■ '¿ 4 0  ;‘T .' elec. deg. -
r ~ase E ~cr - , * " Aò - 2 • 10 > - . ; v . i5 .  : . elec deg. ■ ' '
' ; ;_  e mounteo on tolerances of x0.l3mmi0 Q05”V Zise 2 '•'•ocu ,e mounted on p.erances • —O T3mnr0.0l5“*.
Electrical Characteristics
E act' :a Characteristics over Recommenced ODeratirg -ange, t .d c a i  at 25=0
Parameter Symbol ; Min. Ì Typ. '  Max. Units .  ..- Notes . -
£ _oo. .• Current >cc ! ' 1 *7 40 . mA / N - »
X -■ 'T.-' ~•»- ■ x r — -
- :gn wave! O utput Voitage Xo
> 2.4 ! —  _*  - _ -—V o lts- n^iQH = —40 ¡1A Max.
Low Levei O utput Voltage < o r - -
! ■ — 0 .4 - ," - Vo its . -1 0 L  = 3.2 m A . ■
-ise-Tim e
r -----------------------
tr \ T200 - ns ' ■ .CL = 25 p F -
r 2 :i rT 0 tf ! * 50 ns R r=- 11 K il puil-up
Recommended Codewheei Characteristics
~"e r-ETS-9100 is cesigned to ooerate with the HEDS-5100 series cocewneel. See ordering information and specifications
at me enc of this data sneet.
Codewheel Options
f. .. : CPR- . 4 . OPTICAL RADIUS T-0
>
!,
r ~ r: ' - Rod mm (incî1) - T'-TT-■
t -  ' '  3 5 0 - : : ;  : . ; 4 /  11.00 (0.433) , ■
---------500------ *~T* --^ ■ -m— 11.00 (0:433) T ■
Figure 1. Codewheei Design
!_ - - - _ ' 
Parameter ** ' Symbol v* ! -STMIn.v T . ^MaxElTs • ^  U nitsm l
:-;~ '-7âê fN o te r l7 / r r T } ~
Windów/Bar Ratio T... .-“ Tt S L L>w''<*b 7 p
Window Lenqtb^f Lwii^A? uii.a m i $ m ï M ( r 0 S ) { g ! ‘ 7 ^ (L n c h ti
Codèwneel Radius TTFCTTCWf
* S S b 3 8 g & & » * & Z
RoST-9(0.075) fmmTIncH)|
3
G e r ie í14000f  2.125 in. o T D m y V m ? ; - ­
with Stall Torques from 160 to 286 oz.-in.
s *amiiy of permanent magner Pe*c mctcrs 
:-;'S  s¡gmíicant!y mener oercrrrar.es  :nan :ne 
: ~ ~ 2 n r  130C0 series thrcuç.n :ne use of an 
---£ a: armature !amsnat:cn ees:çrec te -se ~ cs : 
iz a“ taçecusiy the mçn a:r gao Pcx cers.ttes 
. ose oy 'aciaüy enentec Ceramic 3 ~ee~ets. 
Si' is '¿COQ sen/o mctcrs nave oeer, ceve ceec. 
ree-cec anc erovec ;cr en g, mainte.ear ce-"ee 
rremtton. - rem iun cuaiity maternais ee -ee c  
• :* me ver/ ates: mar.uiactunng anc as se me y 
a:~~ eues orcvice excellent resiac:..?.'. n 
¿ee :.on. every meter s suoiectec te cerne.ete
testsnç ef ail crtticai earameters uncer beth 
cac anc no eac eenemens n the umeue 
mitman® ccm euterzec final testinç station. 
A c rn tcu t ef test eata s <eet en Pie :or an y 
' e r r e r  ' e*ere" ee.
Sceec. /onace. eurrent a rc  tereue enarae- 
ter st:es ean ee /a re c  ever a .v.ee 'ange te meet 
seec:fie ~eecs. ~ease note that armature 
,vinc:nç enanees. anc any 'e atîveiv s ir : - e  
mccificat:ens tnat eo ne: 'ecusre extens.ve 
'eces;er er tee:me aiteratiers. ~ay ee scecmec 
mr ereter.ee cuan:;::es at emv -em na i eests.
PRIMARY DESIGN FEATURES OF THE SERIES 1*000
=EAK TORQUE (STALL)
; rom  *5-3 tc  255 oz,- n.
HC _0AD SPEEDS
mom a c c u t 2 3CO :o 3.~33 m m  ‘ o r s ta n c a re  m e te 's  
at 'a te c  .c .ta g e s
«MATURES
* * -s ic :  ces.cn . = < e *e c  *c r 'e c u c t ic n  c* 'e ^ -c ta ^ c e  
to rcu e . » a m in a tio n s  are s ilic e e  s te e 1. .vitn s ta c c a re  
A in am g s c f ‘ ¡ ir r - n s u ia te c  c ass ZC-C3C ‘, m agne t 
A ire — m c re g n a te c  -vite cc  . este r -essn an c  ra * e c .
s c m m u t a t c r s
c a rbone te r re e  arter a rm a tu re  asse m c iv  *c ensu re  
CDtim um  c o n c e n tr ic ity  a r c  eng  o rusn  ife .
P u s h e s
c c o c e r-g ra c m te  s ta n ca re .
D o tio n a i m a te ria ls  at a c c itro n a i costs  n c tu c e  
s ilv e r-g ra c m te  anc c tn e r  s c e c n e c  m a te ria l c o m o c - 
s itions .
^ a c ia iiv  o n e n te c  s tro n t iu m - 'e rm e  m ag ne ts  erv- 
c :csec  n n e a vy -g a ce  s te s i r et u rn  rin gs . E nc ceus 
are z in c  e ie  cas tin gs .
3EARING5
= e-t-=, ç - n :  sm te rec  c rcr.ze . orec;se<y sizec *c 
c 'c v ic e  c o t - n u n  c u m a : c e  arance. A lso  e c u .c c e c  
a  :n eit a »c .<.s  4o r 'esen .e  -c n c a t ic n .  3 c ::o n a ¡ 
c o c e e  sn e sce c  caü cea rm gs ava iia c ie  ai a c c it io n a i 
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.-• * ««-. ** '*rW*7> - ' - -• *f. ' *•■ V»* ̂ ~'0v :t '-' T> • .? - -,'-r **\ -f* - ••* r -T *' • i ;,*/**• r-.1 .ris A; — v •<♦ •/* ~•> v** -v. •* -■'■ - 'TCLA' TfÂ /. ’•-<>. ' " ■’•Ci* TOOL; Tf1-?. ZT~ L--'-;- “•* • .O*"'1-*?*' •'- •'- ' .5.*
'W.
ik̂ 'V 7 «.-:-ÿ>v‘r' Ŵv',1.:;'',:-
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MODEL 14205
* WINDING CONSTANTS UNITS SYMBOL WDG #1 WDG #2 WDG #3 WDG #4
16 VOLTAGE V VLT 12.0 19.1 24.0 30.3-
17 CURRENT (STALL) A AMP 43.4 27.4 21.6 17.3
18 TORQUE CONSTANT OZ-IN/A TPA 5.26 8.32 10.5 13.1
18 a Torque constant* mN*m/A TPA 37.1 58.7 74.1 92.7
19 TERMINAL RESISTANCE OHMS RTR 0.277 0.696 1.11 1.75
20 BACK EMF V/(rad/s) 3EF 0.037 0.059 0.074 0.093
21 INDUCTANCE mH DUK 0.453 1.14 1.81 2.83
I 22 CURRENT (NO LOAD) A INL 0.263 0.229 0.181 0.145
MODEL 14206
WINDING CONSTANTS U N IT S SYMBOL WDG WDG * 2 WDG *3 WDG =4
16 VOLTAGE V VLT 12.0 19.1 24.0 20.3
17 CURRENT (STALL) A AMP 50.5 26.3 28.6 22. S
18 TORQUE CONSTANT OZ-'N, A TPA 4.75 7.33 10.0 12.7
18 a Torque constant m N • *n / A TPA 23.4 55.7 70.6 39.2
19 TERMINAL RESISTANCE OHMS RTR 3-20 3.53 0.84 1.34
20 BACK EMF V/(raa/s) 3EF 3.034 3.056 0.071 3.090
21 INDUCTANCE mH DUK 3.205 3.348 1.36 2.17




1. SHAFT ROTATION IS CW LOOKING AT MOUNTING END 
WITH 3LUS (■*•) ON N* ! TERMINAL.
2. TERMINALS WILL MATE WITH ¡87 SERIES AMR INC. OR 
ETC. INC. PUSH ON RECEPTACLE.
3. ENDPLAY-015 MAX FOR SLEEVE 3EARING MOTORS.
3ALL BEARING MOTORS ARE PRELOADED.
4. OPTIONAL REAR MOUNTING HOLES TAPPED *  S-32 UNC-2B 
2 0 0 1032 DP ON A ¡ 5311003 DIA 9.C. 3 HOLES EQ. SP
AS SHOWN.
5. OPTIONAL SHAFT DIAMETER - 3118/3121. (3ALL BEARINGS ONLY)
MODEL “A* MAXI
' .4-206 ■ 4953  !
; ¡4-205 , 4 4 5 3  !
. 14204 : 4 0 7 8  1
' ¡4-203 : 3 7 03  1
■ ¡4.202 3.203 i
DIMENSIONS IN INCHES
" ' *~-^X&Ji'
•&&** “ «r®-Jf^v^v<-ì^^.,.''.«WîAfeW?r ,ji; . . i^;.:,:>-.'-
• - . - * —r- . ~ - - ^ - . .  . . . t ? * *  ~ «—* - < ' . -  *— • ¿.ì -.'-*ì,V''.ì '  - •-•■■r-.rĵ 'ÿf iŝ £ ?^g
' MOTOR SIZE CONSTANTS








1 KtAR. TORQUE (STALL) OZ-IN TPK 106 160 205 226 286
1 a Peak torque (stall) N»m TPK 0.75 1.13 1.45 1.60 2.02
2 MOTOR CONSTANT O Z -IN /'/w ” PKO 5.81 7.88 8.63 9.97 10.9
2 a Motor constant m N *m /\/W PKO 41.1 55.6 50.9 70.4 77.0
3 POWER FOR PEAK TORQUE W PWR 333 417 570 519 686
- DAMPING (ZERO SOURCE IMPED.) OZ-IN/(rad/s) DPO 0.248 0.439 0.526 0.701 0.841
a a Damping (zero source imped.) mN»m/(rad/s) DPO 1.75 3.10 3.71 4.95 5.94
= DAMPING (INFINITE SOURCE IMPED.) OZ-IN/(rad/s) DPI 7.4 x 10-4 8.5 x 10-4 10.3 x 10-4 11.2 X 10-4 13.0 x 10-4
3 a Damping (infinite source imped.) mN»m/(rad/s) DPI 5.2 x 10“ 6.0 x 10“  7.3 x 10“ 7.9 x 10“3 9.2 x 10“
3 SO LCAO SPEED REV/MIN SNL 3820 3420 3670 3040 3170
5 a So oad speed rad/s WNL 400 358 384 318 232
’ ELECTRICAL TIME CONSTANT ms TCE *.47 1.64 1.53 1.63 1.62
; MECHANICAL TIME CONSTANT ms ’ CM 5-5 5.8 7.0 5.3 5.2
r ^RKTTCN TORQUE OZ-IN •'OF 2J 2.3 2.0 2.0 2.0
r 3 -ncson *orque mN»m TOF *A! 14.1 14.1 14.1 14.1
* ¿SMA-C P E  INERTIA OZ-IN-s2 ERT L2 x *3“ l O t  * r  3.7 x *0“ 4.4 x 10*3 5.2 x *0“
* = Armaajre nertia kg^m2 ERT '5-2 x *3"* 21_2 x *3— 26.1 x *0— 21.1 x *0~* 36.7 x 10“
** MOTCR WEIGHT OZ WGT 25-3 21-2 35-2 29-5 45.4
* * Motor -rtass *g WGT LT4 0.38 \G -.1 *.3
r^E-CRET!CAL ACCELERATION rad/s2 46130 53300 55400 51300 55000
* ~ ”*-~.-ltA4- TIME CONSTANT MIN TCT x : 25.3 28.8 29.4 23.5
■- -L  MA~E TEMP. RISE/WATT ’ C.'W TPR 3-2 3.1 7.7 7.3 5.3
- MAJCkPLM WINDING TEMPERATURE 3 C 1 « X *55 455 155 *55 *55
W IN D IN G  C O N STA N TS Mother wtnoings availaoie)
MCDEL *4202
- WINDING C O N STA NTS UNITS S Y M B O L W DG =1 W D G  =2 W D G  =3 W D G  =4
*5 'CL~AGE V VLT *2.3 19.1 24.0 30.3
* “ CLPaENT (STALL) A AMP 27.3 17.6 13.8 11.0
*3 ~CRCUE CONSTANT OZ-IN/A TP A 3.90 5.15 7.30 9.85
*! a "orerie constant mN*m/A TPA 27.5 43.5 55.1 59.6
*r — RMINAL RESISTANCE OHMS RTR 3.431 1.08 1.73 2.75
~ 3ACX EMF V/(rad/s) 3EF 0.028 0.043 0.C55 3.070
NDUCTANCE mH DUK 0.635 1.58 2.54 4.05
- DURRENT NO LOAD) A INL 0.460 0.291 0.230 0.182
MOOEL 14203
♦ W INDING C O N STA NTS U NITS SYMBOL W D G  »1 W D G  *2  W DG  =3 W D G  =4
_ *5 VOLTAGE V VLT 12.0 19.1 24.0 30.3
_ *7 CURRENT (STALL) A AMP 34.8 21.8 17.4 13.7
_ *8 TORQUE CONSTANT OZ-IN/A TPA 4.63 7.41 9.26 11.7
.  *8 a Torque constant mN»m/A TPA 32.7 52.3 65.4 82.8
_19 TERMINAL RESISTANCE OHMS RTR 0.345 0.877 1.38 2.21
-  2° BACK EMF V/( rad/s) BEF 0.033 0.052 0.065 0.083
„  21 INDUCTANCE mH DUK 0.565 1.45 2.26 3.63
— 22 CURRENT (NO LOAD) A INL 0.390 0.244 0.195 0.154
p**^-
■--------_  MODEL 14204
* WINDING CONSTANTS UNITS SYMBOL WDG 41 W D G  <*2 W D G  »3 W D G  *4
O 6 VOLTAGE V VLT 12.0 19.1 24.0 30.3
^17 CURRENT (STALL) A AMP 47.7 30.2 23.8 19.1
^18 TORQUE CONSTANT O Z-IN/A TPA 4.34 6.86 8.67 10.8
^18 a Torque constant mN*m/A TPA 30.6 48.5 61.2 76.5
<1® TERMINAL RESISTANCE OHMS RTR 0.251 0.633 1.01 1.59
U « , BACK EMF V/(rad/s) BEF 0.031 0.048 0.061 0.076
U L _ INDUCTANCE mH DUK 0.400 1.00 1.60 2.50
|^2 CURRENT (NO LOAD) A INL 0.420 0.265 0.210 0.168
1ER WINOINGS AVAILABLE ':r‘‘  ̂ £T‘ - *■ t j r . -:>. :•• -• '‘.¿••-'•-i1>- ,?ST±-r-
' >, _î, -v*. >£->*-■.'. «•






#6-32 UNC-29 —  
* '-RU ~<X£S
352
*. Sh aft OOTAT'CN S CW LOOKING *T MOUNTING £sQ <*i rw plus (*.» ON #l 'E»minal
2.  ’ -'s w i n a c S « i l l  m a T£ * i *w * 3 7 '  SERIES amP  . * c .
SR AN tOU-v a l e n t  p u SM-ON »ECE?r*CLE.
3 SPT ?Cna l 5EAR m o u n t i n g  -OLES Ta p p e o #6-32 UNC-29.
200 * 032OEEP o n  A • 531 0 1a . 9.C. 3 nOCES 
COu a c l ? SPACED *S SK> n
4 OP r ’ CNAL Sh a f t  D ’ A. 3 1 1 8 /  3 1 2 1
3. m a x i m u m  ’OROUE Ra t i n g . 23 ¡5..*.
-NUESS o t h e r w i s e  S P C C i E ’ SO a l l  





This family of planetary gearneads is de­
signed to provice reliable delivery of up to 
125 ! b.-i n. of torque attheout-
put shaft, oecenoen upon ratio and :he 
thermal characteristics of the selected 
motor. Any orusn-commutated DC motor 
in PITMC' 3CC0, 3C20 or 14C00 Series can 
be mated with these gearheacs or, for ex­
ceptional performance in smallest size, 
choose any ELCC VI" orushiess DC ser/o 
motor in Series 2CC0, 4000 or 5000.
All individual gears are precision hobbed 
from 41*10 steel to AGMA 10 tolerances. 
Housings of 414Q steel, as well as zinc die 
cast mounting flanges, are zinc plated 
with yellow chromate conversion coat for 
corrosion protection. Output shafts are
Ratio G ea r E ffic ie n c y G ea rh ea d  W e ig h t
oz. kg.
4:1 .30 9 .258
17.33:1 .64 11 .315
24:1 .64 11 .315
75.11:1 .51 13 .371
144:1 .51 13 .371
325.47:1 .41 15 .427
364:1 .41 15 .427
1410.37:1 .33 17 .483
5184:1 .33 17 .483
6111.60:1 .26 19 .539
31104:1 .26 19 .539
Fatigue-Proof* steel, running in gener­
ously sized, oil-imoregnated, sintered 
bronze bearings. Ball bearings or rosier 
searings are cotionaily available at acci- 
tional cost.
For a specific recommendation of a gear- 
motor to suit your purpose,please contact 
your Pittman- sales representative a 
member of the factory application e~g- 
neering staff.
'F a tig u e -P ro o f®  is a reg is te red  tradem ark  of _aSaiie  
Steel Co., C h icago . III.
TELEPHONE (215) 256-5601 
FAX (215) 256-1338 PITTMAN®
HARLEYSVILLE, PA 19438-0003 USA

























'SEE SEC 3.10 
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Typical I/O Channel Configuration
M A S T E R





7nn1011 \? in M
n r s r n i r n o N m i n MAX UNITS NOTES
A n n n r s s  v a i  in i n  s i n *  i o w i?1» N°, 1. ?
w r  i u n i i  i o  s i n *  i o w i rs N3 7
HA 1 A in VAI II) I O  XACK* 1 OW r.o . . NS ?
xA(' i<’ i o w  i o  A n n u i  *'0, »o v a i  in 0 . . . — 1, 7
xAf ' i<* i o w  i o  w r  i u v a i  in 0 1, ?
X A f ' K ‘ 1 OW IO  S I I V  II  H ì II 0 7 0 113 1.7 NOTES i w m i F C Y C i e
s u r  n i f ì i i  i o  o a i  a in i n v a i  in 0 ? ? TIFAI) CYCLE
w i  • i o w  i n  r . n r  i o w i p s — N3 1
x a c k ’ i n f i l i  i o  d a i  a f i n i  n n i v r n 0 — . . . 1
DAI  A O N !  VAI II) I O  0, ! i r  1 f )W i?s N3 1
X ACK ’ 1 f)W I O  DAI  A f ì l l i  INVAI II) 0 -  - — 1
x a c k * in f i l i  m  s u r  i f ) w 0 . . . . . . ?
n a i a  o h i  in 7 i o  s u r  i o w 0 — — 7
s u r  i n f i l i  »i m e i?r> - N3 1. 7Mnstcr I/( ) ( ’limiiiel Timing I )ingrnm
virer n F s c n iP T io N MIN MAX UNITS NOTES
1 a o d r f s s  v a i  in  r n  s i n *  i o w 50 _ MS 1. 7
? w r  m o n  t o  s t o * i o w 50 NS 7
3 s m -  1 OW TO HATA OUT OniVFM 0 — — 7
A OA ! A OUT VAI II) IO  XACIO 1 OW 1?5 — NS 7
5 x a o k - i o w  f o  A n n n r s s  i n v a i  in 0 — - ». 7 NOTES 1 WRITE CYCLE0 XAOK* 1 OW TO W1 • INVAI in 0 — — ». 7 ? READ CYCLE7 XAOK- 1 OW TO s u r  M ir i l i 0 — ». 7
n s u r  l u m i  i o  x a n k * i n n i ! 0 1 0 US », 7
0 STTV M im i  TO MAIA OUT INVAI in 0 — — 7
in DATA OUT III 7 TO XAOK’ 111011 0 — — 7
11 w r  i o w  t o  s i n - 1  o w 50 — NS 1
»? DATA IN VAI IO TO STR* 1 OW 50 MS 1
13 r>f r r  i o w  t o  x a o k - i o w 50 ?000 NS ». 7
M XACK* t o w  TO DATA IN INVAI IN 0 — — 1
15 s i n -  m o n  t im f 50 — NS ». 7
.Slave I/O C h a n n e l  T i m i n g  D ia g r a m
r - r r  
li « -J
! ; ;
' i ’*• I I I il i j M . ! " i ; ! I j__j.
\
\
^  -t -J V V V  V 4 4 V V V v v y v < v * v y v y
\
PIN 22 — 5IN 1 —
S L A V E  S C A P O  C C N N E C  




ROW 3 ’ 
ROW A
•ROW 3 IS NOT USED 
ANO IS OPTIONAL
Slave Board Connector
Subsystem Slave Connector Configuration
I/O CHANNEL SIGNALS
I/O CHANNEL SIGNAL LINES
>
Ihe follow ing id e n tify  the I/O Channel s ig n a l l in e s :
AO-All Address channel (b its  0-11)





CORES* Input Output Reset
int:*-int4* Interrupt ( l in e s  1-4) ' —
2.2 DATA TRANSFER PROTOCOL
A ll data tran sfers on the I/O Channel are between the master and a s la v e , and 
are in it ia te d  by the master. A ll data tran sfers are asynchronous and re ly  on two interlocked sign a l l in e s , ST3* and XACX*. STS* i s  generated by the master and in i t ia t e s  a data transfer . XACX* is  generated by the addressed slave  to 
ind icate that the data transfer has been acknowledged.
SIGNAL LINE DRIVER/RECETVF.R DF-SGRIPTIONS











Address AO-All T btem -pole
or
T h r e e -s ta te
74LS244 74LS244
74L3373






Write WT* Tbtem -pole
or




Strobe ST3* Tbtem -poleor











IORES* O p en -co llec to r 74LS3874LS33
74LS14
In terru p t INT1*-XNT4* O p en -co llec to  r 74LS3874LS33
74LS14
Clock CLK Tbtem -poleor




PIN ASSIGNMENTS FOR I/O CHANNEL
The p in  a ssign m en ts fo r  th e  I/O  Channel are a s fo llo w s :
DIN 3M DIN 3MCONNECTOR CONNECTOR CONNECTOR CONNECTORPIN PIN MNEMONIC PIN PIN
C l X INT4* Al 2C2 3 INT3* A2 4C3 5 INT2* A3 S
4 “7 in t i* A4 3C5 9 IORES* A5 10
Co 11 XACC* AS 12
13 CLK A 7 14C3 —-w (R eser /ed ) AS ISC9 17 (R eserved) A 9 13
CIO 19 (R eser /ed ) A10 20C ll 21 GROUND A ll 22
C12 23 A9 A12 24
C13 25 A7 A13 26
Cl 4 27 A5 A14 23
CIS 29 A3 A15 30
CIS 31 Al A1S 32
C17 33 AO A17 34
CIS 35 STB* A13 36
C19 37 r/7Y* A19 38
C20 39 GROUND A20 40
C21 41 05 A21 42
C22 43 03 A22 44
C23 45 01 A23 46
C24 47 DO A24 48
C25 49 GROUND A25 50
C26 -1 2  V o lts A2S
C27 (R eser /ed ) A27
C23 +12 V o lts A28
C29 +5 V o lts A29
C30 +5 V o lts A30
a i GROUND A31
C32 GROUND A32
NOTE: Where 5 0 -p in ribbon ca b le  i s u se d ,
th e  14 power/ground l in e s  shown a t  
th e  bottom  o f  t h is  ta b le  are not 

























-12  V o lts  
(Reserved) 
-12 V o lts  
-5  V o lts  




Short I/O S FF3000-SFFFFFF Causes lower 15 address oits 
to be presented on VMEbus with 
snort I/O address ,modifiers.
Acdress Switch Regis t e r SFE3000
I/O Channel VMEI34 S F E 5 3 0 1 - SFE7FFF
Disk V M E136 Floooy S F E 5 3 0 1 -SFE5025
Disk V M E 1 0 7  SCSI SFE5001-SFE601F
Serial Port SFE4001-SFE4307
Moael 3yte R e g i s t e r SFE2001 Read only.
I/O Channel Interrupt 
V e c t o r  R e g i s t e r
S F E 2 D 0 1 -SFE2307 Write only (VME104 only).
M C 5 3 2 2 0 SFE0001-SFE003F
Control Status Regis t e r SFO0000
A u x i l i a r y  R A M / R O M SF20000-SF3FFFF
ROM SF00000-SF1FFFF
A l t e r n a t e  Local RAM 5 £ 3 0 0 0 0 - Ser Fr FF When S4-2 * OFF (open).
VMEbus S080000-SEFFFFF If local RAM is mapped at 0. 
S4-2 - ON. •
S0 0 0 0 0 0 -SE7FFFF If local RAM is mapped at 
£300000, S4-2 * OFF.
Local RAM S000000-S07FFFF When S4-2 * ON (closed).
MV ME 104 Memory Map

APPENDIX F
EXECUTION OF THE PROGRAMS
Both the target and the development boards are accessible via the 
term inals. The development board has its own operating system  
(OS/9). It provides an  editor, “um acs”, which can be used to create 
the source code for “filename, c”. Once the source program has been 
written, it requires compilation and linking before it can be used.
To compile a  program in the development board use
cc filename, c
Once the target board program has been compiled successfully, it is 
necessary to download the program to the target board. It is im portant 
to realize th a t the target board program is written and compiled using 
the  development board and then transferred to the target board. To 
download the program  to the target board, first en ter the change 
directory command of
chd cmds
T hat is because when the O S/9 compiles a  file, it will p u t the 
executable file in a  directory called “cmds”.
The target board program then can be copied into either of the two 
target boards by using the following command:
a p p e n d i x  (F) 255
copy filenam e /toN
w here , N=1 for target board no. 1, or 
N=2 for target board no.2.
The next step is to check where the object code of the downloaded 
program  s ta r ts  in the target board memory. If the program  is 
downloaded to the target board 1 at the address starting  a t $4000, 
The contents of tha t memory range can be checked with:
md 4000,4100
(displays memory from $4000 to $4100).
Once the above check is made, the registers of the 68010 m ust be 
setup  for running of the downloaded program. Register modification 
can be performed with the command “rm ”. Then the registers are set 
with the following values:
PC = 404E 
SSP= 41000 
A3 = 4000 
A6 = 40000
The remaining registers should be set to zero.
The program  counter (PC) is set to $404E, as the executable code 
sta rts  a t this address .The program can then be run by typing ‘g’ for go. 
An infinitely looping program can be aborted using the ‘abort’ switch 
on the front panel of the target board.
To ru n  the development board program, the procedure for compiling 
and changing the directory is the same (however the directory could
A PPENDIX (F) 256
rem ain the root). Except th a t after this step ju s t  type the filename
w ithout extension.
*
After execution the development board program will store all the data 
in three data  files with extensions ‘.dat’ for the sampled data, ‘.fit’ for 
the filtered data, and ‘.prd’ for the predicted data.
APPENDIX (F) 257
Fig.(F-l) Flow Diagram of Force Sensing Program.
APPENDIX (F) 258
Fig.(F-2) Flow Diagram of Pattem  Recognition Program.
APPENDIX (F) 25 9
Fig.CF-3) Flow Chart of Digital to Analog Program
APPENDIX (F) 260
Fig.(F-4) Flow Chart of Analog to Digital Program.
appendix (D 261
Fig.(F-5) Flow Chart of Optical Encoder Program.
appendix (f)________________________________________________ 262^************************************************************ 
*  *
* FORCE SENSING PROGRAM FOR APPRICOTS ** This program is for the development board and senses ** external force on the gripper fingers. The algorithm Linear ** employs the Growth Model (LGM) and a CUSUM monitoring ** technique. ** *************************************************************
#include <stdio.h>
#define target Vta2" /* Target board */#define speed 4095 /* Input voltage for the gripper motor */#define stop 2047 /* Stop command for the motor */
#define MAX 300 /* Maximum num ber of samples */#define CON 100
#define nb 6 /* The no. of filter denum. cofiicients */#define n a 6 /* The no of filter numer. cofiicients */
#define A1 0.95 /* LGM constants */#define A2 0.1
#define w l 0.1 /* CUSUM constants */#define w2 0.1#define sigma 0.299922
#define B1 0.060149 /* Pattern recogn. func. 1 coefFs */#define B2 0.984525#define B3 0.032348#define B4 -12.91001
#define C l 0.104599 /* Pattern recogn. func. 2 coefFs */#define C2 0.354201
#define C3 0.009336#define C4 -5.314093





in t i j  ,k ,k  1 ,n,flag, c,M, da;
float x[MAX],yf MAX],b[nb],afna],L,LI,C,U,D,err,step,slope,
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step 1, oshoot, sum, mean, high, low, se ttlt, PO, rise, F 1, F2, e rrl,ad ,o p ;






M = MAX;L = w2*sigma;C = wl*sigma;LI = -L; flag = 0; j = 0 ;
/* Starting to predict the data and detecting the external force*/ da = speed;fp = fopen(target,"r+"); /* Opening the target board */digital_to_analog();analog_to_digital();x[0] = ((ad-2047)*20/4096)/2.2;
y[0] = x[0];err = 0;U = L;D = -L;
slope = x[0];y[l] = ylO] + 2*slope;analog_to_digital();x[ 1] = ((ad-2047)*20/4096)/2.2;
err = x(l] - yll]:
step = yll];
/* CUSUM functions */
U = getmin(&U,&L) + C - err;D = getmax(&D, &L 1) - C + err;
for (i=2; i<MAX; ++i)
/* Checking for any change in slope */ 
if (slope != (x(i-l] - x[i-2]))slope = slope + A2*err; 
s tep l = step; e rr l = err;step = step + slope + Al*err; y[i] = step + slope; /* Predict */ 
analog_to_digital();
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x(i| = ((ad-2047) *20/4096) /2 .2 ; err = xfil - yfi];
U = getmin(&U,&L) + C - err;' D = getmax(&D, &L 1) - C + err;
/* Checking for any external force */ if ((U<0) I I (D>0))
{
if (flag == 0)
{ if (i>5)flag = 1;
1else
{ U = L;D = -L;slope = 0.5*(x(i-2]+2*x[i-l]+3*xIi]) - (x(i-2]+ x[i-l]+x[i]);step = step l + slope + A l*errl; “yr(i] = step + slope; err = x(i] - y(i]; 
flag = 2;
(}j = i;if (flag == 2) i = MAX;
}if (j<(MAX-CON))M = j + CON;
for (i=j+l; i<M; ++i)
( analog_to_digitalO;x[i] = ((ad-2047) *20/4096)/2.2;y(i] = x(i];
}da  = stop;digital_to_analogO; /* Stopping the gripper motor. */
fclose(fp): /* Closing the target board */
printfTPlease enter the filename (without extension).\n");
gets (file 1);strcpy(file2 .file 1);strcatffile 1 ,E0);fp l = fopen(filel."w”);printfT’Xn Printing data in %s",filel);
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for (i=0; i<M; ++i)fprintfifpl, "%f\n", x[ij); fclose(fpl);
strcpy(file 1 ,file2);s trca t(file l,E l);
fp l = fopen(filel,"w");
printflM\ n  Printing data in %sM,filel);for (i=0; i<M; ++i)
{ fprintf(fpl, "%f\n", y[i]);
yli] = 0;}fclose(fpl);
printff'Xn Filtering data
/* Filtering the sampled data */ b[0] = 0.0598e-3; /* Fifth-order Butterworth filter */b[ 1] = 0.2990e-3; /* numer. and denum. coefficients */b[2] = 0.5880e-3;
b[3] = 0.5880e-3; -b[4] = 0.2990e-3; b[5] = 0.0598e-3;
a[0] = 1; a [lj =-3.9845; a[2] = 6.4349; a[3] =-5.2536; a[4} = 2.1651; a[5] =-0.3599;
for (J=0; j<M; ++j)
{ for (i=0; i<nb; ++i)
{ ifi j >= i)y01 = yOJ + b[i]*x(j-i];
}for (k=l; k<na; ++k)
{ ifl j >= k)yUJ = y01 - alk]*yo-k];
}
}
strcpy(file 1 ,file2);strcat(file 1 ,E2);fp l = fopen(filel,"w");printfT’Xn Printing data in % s\n"tfilel);
266
for (i=0; i<M; ++i) fprintfffpl, "%An", y[i]); fclose(fpl);
* /* Finding the features of the filtered data */flag = 1;i = 0; •
i = posslope (i,y);
j = i:
i = negslope (i,y); k l  = i;
e rr l = 0; while (flag>0)
{ if (y[i+l]>y[i])
i err = yli+l] - y[i]; if (err<errl) flag = -1;else i = i + 1; e rr l = err;
}}
flag = 1:while ((err>=0) && (flag>0))
{ err = y{i+l] - yfi]; if (err>errl)
{ k l  = i; flag = -1;




{ i = negslope(i,y); 
k = i;i = posslope(i,y); 
n  = i;
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}
else n  = k l;
}else 
{ • k  = k l;
n  = posslope(i,y);
}
A PPENDIX (F)_____________________
oshoot = y(n]; 
sum  = 0;for (i=n+(M-n)/2; i<M; ++i) sum  += yti]; i = (M-n)/2; m ean = sum /i;
flag = 1: 
i = n+(M-n)/2;low = (mean - y[k])*0.97 + y[k]; high = (mean - y[k])*1.03 + y[k];
while ( (flag>0) && (i>=n) )
{ if ((y[i]>high) I I (y[i]<low)) flag = -1;else i = i - 1;
}
if (i == n) 
i = 1; se ttlt = i-n;
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PO = (oshoot - mean)* 100/(m ean - y[k]);
low = (mean - y[k])*0.1 + y[k]; high = (mean - y{k])*0.9 + y[k]; 
flag = 1; i = k;
while ( (flag>0) && (i<n) )
{ if (y[i] < low) i++;else flag = -1;
}k l  = i;
flag = 1;
while ( (flag>0) && (i<n) ) "
{ if (y[i] < high) 
i++;* else flag = -1;
}rise = i - k l;
printf("\n Overshoot = %f' , oshoot); printfTXn Overshoot percentage = % f\ PO); printf("\n Settling time = % f\ settlt); printf("\n Rise time = % f\ rise);
F I = Bl*PO + B2*rise + B3*settlt + B4;F2 = Cl*PO + C2*rise + C3*settlt + C4; if ( F2 > 2.55 )
{ if ( (F2-41.67*Fl+7.5) > 0 ) c = 3;else c = 1;
}else
{ if ( (F2-2.339*F1-1.937) > 0 ) 
c = 3;else
{ if ( (F2+4.149*Fl-3.722) < 0) c = 2;else c = 1;
}}
sw itch (c)
case 1 : printiTFruit is overripe. \n"); break; case 2 : printfTFruit is ripe. \n"); break; case 3 : printifFruit is unripe. \n"); break;
}
a p p e n d i x  (F) _______________________________________ _____________
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m in = *d; if ( m in > *1 ) m in = *1; return(m in);
}
float getmax(d,l) float *d,*l;
{ float max;
m ax = *d; if ( max < *1) max = *1; re tu rn  (max);
}
float posslopeQ
{ in t l,flag;
flag = 1;
1 = i;while (flag>0)




{ in t l,flag;
flag = -1;1 = i;while (flagcO)
{ if (y[l+lj>y[ll) flag = 1;else
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}re tu rn  (1);
}
digital_to_analogO{ in t x l ;long in t d=0x4000, 
m=0x4100;
fseek(fp,m ,0); x l  = da; da&= OxffO; da = (da«20); xl& = 0x0 f; 
x l  = (x l« 2 8 );
fwrite (&xl,sizeof(int),l,fp);
fseek (fp,d,0);fwrite (&da, sizeoffint), 1, fp);
}
analog_to_digital()
{ in t x3,x4;long int n 1=0x4300, n2=0x4400; 
float temp;
fseek (fp,nl,0);fread (&x3,sizeof(int),l,fp);
fseek (fp,n2,0);fread (&x4, sizeof(int), 1 ,fp);
x 3 » = 2 0 ;  x3&= QxOOOOOffO;
x 4 » = 2 8 ;  x4&= QxOOOOOOOf;
ad = x3+x4;
}
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optical_encoder()
{ in t opl,op2;long^ in t d 1 =0x4500, d2=0x4600;
fseek (fp,d 1,0);
fread (&op 1, sizeoflint), 1 ,fp) ;
fseek (fp,d2,0);
fread (&op2,sizeof(int),l,fp);
o p l» = 2 0 ;
opl& =0x00000ff0;




Fig.(F-6) Flow Diagram of Target Board Program
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* TARGET BOARD PROGRAMME #2 *
* *





char *DtoAh, *DtoAl, *dah_b, 
*dal_b, *status, *busy, *AtoDh, 
*AtoDl, *adh_b, *adl_b, *THCTh, *THCT1, *dirh_b, *dirl_b, *reset;
DtoAh = (char*)0xfe6009; /* 12 bits D/A converter pointer */
DtoAl = ( char*)0xfe600d;
dah_b = (char*)0x8000; /* location of D/A high and lowdal_b = (char*)0x8100; /* bytes in the RAM */
s ta tu s  = (char*)0xfe6011 ; /* Status alarm chip pointer */
busy  = (char*)0x8200; /* Location of status alarm data inRAM */
AtoDh = (char*)0xfe6015; /* 12 bits A/D converter pointer */
AtoDl = (char*)0xfe6017;
adh_b = (char*)0x8300; /* Location of A/D high and low
adl_b = (char*)0x8400; /* bytes in the RAM */
THCTh = (char*)0xfe6001 ; /* Direction discrimin. pointer */
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THCT1 = (char*)0xfe6003;
dirh_b = (char‘)0x8500; dirl_b = (char*)0x8600; / ‘ Location of direction discrim in.‘ /  /* high and low bytes in the RAM */
reset = (char*)0xfe6005; /* THCT2000 reset pointer */
‘reset = Oxc;
w h ile ( l)
{
/* Resets the THCT2000 chip */
‘DtoAl = *dal_b; /* Write 12 bits D/A data to chip */ ‘DtoAh = *dah_b;
‘AtoDh = 0x76; /* Initialize the A/D conversion */ 
while( ‘sta tus & 0x80 ); /* Wait until conversioncompleted */
*adh_b = ‘AtoDh; 
*adl_b = ‘AtoDl;
/* Load 12 bits A/D data to mem. */
‘AtoDh = *THCH; /* Initiate read from 16 bit THCT chip */
*dirh b = *THCTh; ‘dirl b = *THCTU
}
/* Read THCT data into memory */
}
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Program  For S im ulation  o f Open-Loop S ystem
_ >The next part will show the programs for computer simulation of the 
gripper and its driver. F irst program is for sim ulation of open-loop 
system  and the second one deals with closed-loop system. The results 









R:1.2e-2 "the radius of pinion 
END
CONTINUOUS SYSTEM motora 
"Simulating motor armature current 







CONTINUOUS SYSTEM raotord 
"Simulating motor dynamics 
INPUT Ti I 
OUTPUT w x xdot
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STATE th thdot 





















xi[load]=IF t<0.2 THEN 0 ELSE x[motord]
dxi[load]=IF t<0.2 THEN 0 ELSE xdot[motord]
END
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R:1.2e-2 "the radius of pinion 
END
CONTINUOUS SYSTEM motora 
"Simulating motor armature current 






















































xi[loadl=IF t<0.2 THEN 0 ELSE x[motordl
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The SPSS commands used to perform the discriminant analysis on the 
experiments are:
DATA LIST/CASEID 1-2 APPRC 4 OSHOOT 6-12 RISETIME 16-17 SETTIME 21-23. VALUE LABLES APPRC 1 ’OVERRIPE’ 2 'RIPE' 3 'UNRIPE'.
BEGIN DATA1 1 2.8165 15 282 2 7.1976 11 193 2 2.2456 13 164 1 9.0585 15 105 311.9998 9 356 2 4.4640 12 257 2 9.8258 12 68 2 5.9500 12 159 3 79.7320 4 27 102 1.1192 11 35 113 8.5072 10 4 12 2 5.5688 11 40 131 1.5631 13 28 14 1 5.2764 16 5 153 11.1857 10 3816 2 9.5876 11 3817 312.5114 10 2518 1 1.8354 13 3819 1 5.8741 13 18 201 1.8243 14 3121 1 7.9053 13 1222 2 8.3399 12 13 2 32  10.9083 11 2924 3 8.4093 10 425 2 1.9003 13 2226 2 7.9333 11 527 2 2.3304 12 5528 2 4.2872 12 26 291 2.3243 14 18 30 3  9.8651 9 32
END DATA.
DISCRIMINANT GROUPS = APPRC(1.3)/VARIABLES = OSHOOT RISETIME SETTIME /ANALYSIS = RISETIME(l) SETTIME(l) OSHOOT(l)/METHODF = WILKS /STATISTICS = COEFF RAW TABLE /PLOT = MAP CASES COMBINED.
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In th is list of commands:
- The» DATA LIST comm and defines the variables and their 
location in the file. The VALUE LABLES command assigns value 
labels to variable APPRC.
- The GROUPS subcommand on DISCRIMINANT specifies APPRC 
as the variable th a t forms the groups. GROUPS also defines a 
range of values for variable FRUIT.
- The VARIABLES subcommand on DISCRIMINANT specifies the 
variables used in group membership.
- The STATISTICS and PLOT subcom m ands request optional 
statistics and plots for the analysis (see sections 7.3.4 and 7.3.5).
The results for this program was found to be:
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For SunOS 4.0 SPSS Version 4.0 SunOs License Number 10539 This software is functional through October 31, 1992.
Try the new SPSS Release 4.0 features:
* LOGISTIC REGRESSION procedure ‘CATEGORIES Option:* EXAMINE procedure to explore data ‘conjoint analysis* FLIP to transpose data files ‘correspondence analysis* MATRIX Transformations Language ‘GRAPH interface to SPSS Graph
See the new SPSS documentation for more information on these new 
features.
1 0 DATA LIST/ CASEID 1-2 APPRC 4 OSHOOT 6-12 RISETIME 16­
17 SETTIME 21-23.
This command will read 1 records from the command file
Variable Ree Start End Format
CASEID 1 1 2 F2.0APPRC 1 4 4 F1.0OSHOOT 1 6 12 F7.0RISETIME 1 16 17 F2.0SETTIME 1 21 23 F3.0
3 04 0 BEGIN DATA35 0 END DATA
36 0
Preceding task  required .03 seconds CPU time; .03 seconds elapsed.
37 0 DISCRIMINANT GROUPS = APPRC(1,3)38 0 /VARIABLES = OSHOOT RISETIME SETTIME39 0 /ANALYSIS = RISETIME(l) SETTIME(l) oshoot(l)
40  0 /METHODF = WILKS41 0 /STATISTICS = COEFF RAW TABLE42 0 /PLOT = MAP CASES COMBINED.
There are 196,656 bytes of memory available.The largest contiguous area has 196,656 bytes.
This DISCRIMINANT analysis requires 4496 bytes of memory.
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D I S C R I M I N A N T  A N A L Y S I S
ON GROUPS DEFINED BYAPPRC
31 (UNWEIGHTED) CASES WERE PROCESSED.2 OF THESE WERE EXCLUDED FROM THE ANALYSIS.1 HAD AT LEAST ONE MISSING DISCRIMINATING VARIABLE. 1 HAD BOTH.
29 (UNWEIGHTED) CASES WILL BE USED IN THE ANALYSIS.
NUMBER OF CASES BY GROUP




9.0 OVERRIPE14.0 RIPE6.0 UNRIPE
TOTAL 29 29.0
>
............ ................  D I S C R I M I N A N T  A N A L Y S I S  ..................-
ON GROUPS DEFINED BY APPRC
ANALYSIS NUMBER 1
STEPWISE VARIABLE SELECTION
SELECTION RULE: MINIMIZE WILKS' LAMBDAMAXIMUM NUMBER OF STEPS................................  6MINIMUM TOLERANCE LEVEL.................................  0 .00100MINIMUM F TO ENTER...............................................  1.0000MAXIMUM F TO REMOVE...........................................  1.0000
CANONICAL DISCRIMINANT FUNCTIONS
MAXIMUM NUMBER OF FUNCTIONS......................  2MINIMUM CUMULATIVE PERCENT OF VARIANCE 100.00 MAXIMUM SIGNIFICANCE OF WILKS' LAMBDA 1.0000
PRIOR PROBABILITY FOR EACH GROUP IS 0.33333
-----------VARIABLES NOT IN THE ANALYSIS AFTER STEP 0 ------------
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS’ LAMBDA
RISETIME 1.0000000 1.0000000 27.442 0.32145SETTIME 1.0000000 1.0000000 0.22200 0.98321OSHOOT 1.0000000 1.0000000 4.2081 0.75546
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* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
AT STEP 1. RISETIME WAS INCLUDED IN THE ANALYSIS.DEGREES SIGNIF.OF FREEDOM BETWEEN GROUPS
WILKS'LAMBDA 0.32145 1 2 26.0EQUIVALENT F 27.4415 2 26.0 0.0000
VARIABLES IN THE ANALYSIS AFTER STEP 1
VARIABLE TOLERANCE F TO REMOVE WILKS’ LAMBDA
RISETIME 1.0000000 27.442
VARIABLES NOT IN THE ANALYSIS AFTER STEP 1
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS’ LAMBDA
SETTIME 0.9321367 0.9321367 0.68861 0.30467OSHOOT 0.3787298 0.3787298 6.5960 0.21042
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* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
AT STEP 2, OSHOOT WAS INCLUDED IN THE ANALYSIS.
DEGREES OF FREEDOMWILKS'LAMBDA 0.21042 2 2 26.0EQUIVALENT F 14.7501 4 50.0
SIGNIF.BETWEEN GROUPS 
0.0000
VARIABLES IN THE ANALYSIS AFTER STEP 2
VARIABLE TOLERANCE F TO REMOVE WILKS' LAMBDA
RISETIME 0.3787298 32.378 0.75546OSHOOT 0.3787298 6.5960 0.32145
------------- VARIABLES NOT IN THE ANALYSIS AFTER STEP 2 ---------
MINIMUMVARIABLE TOLERANCE TOLERANCE F TO ENTER WILKS' LAMBDA 
SETTIME 0.8321642 0.3152018 1.5611 0.18620
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AT STEP 3, SETTIME WAS INCLUDED IN THE ANALYSIS.
GROUPSWILKS'LAMBDA 0.18620 EQUIVALENT F 10.5398
DEGREES SIGNIF.OF FREEDOM BETWEEN
3 2 26.06 48.0 0.0000









F LEVEL OR TOLERANCE OR VIN INSUFFICIENT FOR FURTHER COMPUTATION.
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SUMMARY TABLE
STEP ACTIONENTERED REMOVED VARSIN WILKS’LAMBDA SIG. LABEL
1 RISETIME 1 0.32145 .00002 OSHOOT 2 0.21042 .00003 SETTIME 3 0.18620 .0000











PERCENT OF CUMULATIVE CANONICAL : FUNCTION EIGENVALUE VARIANCE PERCENT CORRELATION:
1* 3.77778 96.82 96.82 0.8892119 :2* 0.12410 3.18 100.00 0.3322588 :
: AFTER: FUNCTION WILKS’ LAMBDA CHI-SQUARED D.F. SIGNIFICANCE
: 0 0.1861961 42.024 6 0.0000: 1 0.8896041 2.9245 2 0.2317
* MARKS THE 2 CANONICAL DISCRIMINANT FUNCTIONS 
REMAINING IN THE ANALYSIS.
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STRUCTURE MATRIX:
POOLED WITH IN-GROUPS CORRELATIONS BETWEEN DISCRIMINATING VARIABLES
AND CANONICAL DISCRIMINANT FUNCTIONS 









UNSTANDARDIZED CANONICAL DISCRIMINANT FUNCTION 
COEFFICIENTS
FUNC 1 FUNC 2
RISETIMESETTIMEOSHOOT(CONST.)
1.3034000.3065739E-010.8774678E-01-16.88303
0.2925978 -0 .1834701E-01 0.9610162E-01 -3.876695
CANONICAL DISCRIMINANT FUNCTIONS EVALUATED AT GROUP 
MEANS (GROUP CENTROIDS)
GROUP FUNC 1 FUNC 2
1 2.38012 0.247292 -0.34953 -0.339403 -2.75461 0.42100
SYMBOLS USED IN TERRITORIAL MAP 
SYMBOL GROUP LABEL
1 1 OVERRIPE2 2 RIPE3 3 UNRIPE* GROUP CENTROIDS
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TERRITORIAL MAP * INDICATES A GROUP CENTROID
-a.:
9 . 0  -
5 . 0  -
4 . 0  -
2 . 0  -
-5.3 CANONICAL DISCRIMINANT FUNCTION 1 - 2 . 0  . 0  2 . 0  4, a. :

























































- j . - 2 . 0 . 0 4 . 3
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CASE ACTUAL HIGHEST PROBABILTIY 2ND HIGHEST DISCRIMINANTSEQNUM GROUP GROUP P(D/G) P(G/D) GROUP P(G/D) SCORES...
1 1 1 0.3787 0.9996 2 0.0004 3.7735 0.26922 2 2 0.6172 0.6895 3 0.3095 -1.3316 -0.31503 2 2 0.5375 0.6860 1 0.3117 0.7487 -0.15074 1 1 0.2421 0.9997 2 0.0003 3.7694 1.19935 3 3 0.4956 0.9507 2 0.0493 -3.0265 -0.73236 2 2 0.9639 0.9420 1 0.0382 -0.0841 -0.39527 2 2 0.7130 0.9069 3 0.0481 -0.1961 0.46878 2 2 0.9602 0.9333 3 0.0384 -0.2603 -0.06899 3 3 0.0002 0.9999 2 0.0001 -3.8455 4.460710 2 2 0.4110 0.7961 3 0.2033 -1.3744 -1.192711 3 3 0.8007 0.9625 2 0.0375 -2.9799 -0.206512 2 2 0.7791 0.9148 3 0.0815 -0.8307 -0.856813 1** 2 0.3703 0.5286 1 0.4707 1.0567 -0.436414 1 1 0.0545 1.0000 2 0.0000 4.5876 1.220215 3** 2 0.3896 0.5261 3 0.4737 -1.7025 -0.572916 2 2 0.9778 0.9324 3 0.0569 -0.5394 -0.433917 3 3 0.6105 0.7010 2 0.2989 -1.9848 -0.207018 1 1 0.4289 0.6667 2 0.3331 1.3872 --  -0.593719 1 1 0.4552 0.6056 2 0.3937 1.1284 0.161320 1 1 0.9111 0.9803 2 0.0197 2.4750 -0.173821 1 1 0.4428 0.6438 2 0.3554 1.1227 0.466622 2 2 0.8417 0.9187 1 0.0489 -0.1119 0.197423 2 2 0.9225 0.8923 3 0.0999 -0.6994 -0.141924 3 3 0.7944 0.9630 2 0.0370 -2.9885 -0.216025 2 2 0.4563 0.6107 1 0.3880 0.9024 -0.293926 2** 3 0.5254 0.5804 2 0.4193 -1.6962 0.012527 2 2 0.4374 0.8374 1 0.1609 0.6484 -1.150728 2 2 0.9574 0.9424 1 0.0390 -0.0689 -0.430529 1 1 0.9581 0.9573 2 0.0427 2.1204 0.1128
SYMBOLS USED IN PLOTS 
SYMBOL GROUP LABEL
1 1 OVERRIPE2 2 RIPE
3 3 UNRIPE# ALL UNGROUPED CASES* GROUP CENTROIDS
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8 1 088.9% 11.1% 0.0%
0 13 10.0% 92.9% 7.1%
0 1 50.0% 16.7% 83.3%
PERCENT OF "GROUPED” CASES CORRECTLY CLASSIFIED: 89.66%
CLASSIFICATION PROCESSING SUMMARY 
31 CASES WERE PROCESSED.0 CASES WERE EXCLUDED FOR MISSING OR OUT-OF-RANGE 
GROUP CODES.2 CASES HAD AT LEAST ONE MISSING DISCRIMINATING VARIABLE.29 CASES WERE USED FOR PRINTED OUTPUT.
01 Mar 92 SPSS Release 4.0 for Sun 4 
15:22:59 SPSS Version 4.0 SunOs Sun-4
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Preceding task  required .55 seconds CPU time; 
43 0
42 command lines read. 0 errors detected.0 warnings issued.1 seconds CPU time.2 seconds elapsed time. End of job.
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